JPH03237858A - Talkie transmission system - Google Patents

Talkie transmission system

Info

Publication number
JPH03237858A
JPH03237858A JP2034412A JP3441290A JPH03237858A JP H03237858 A JPH03237858 A JP H03237858A JP 2034412 A JP2034412 A JP 2034412A JP 3441290 A JP3441290 A JP 3441290A JP H03237858 A JPH03237858 A JP H03237858A
Authority
JP
Japan
Prior art keywords
talkie
memory
data
address
storage means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2034412A
Other languages
Japanese (ja)
Inventor
Shinichi Kosaka
幸坂 信一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP2034412A priority Critical patent/JPH03237858A/en
Publication of JPH03237858A publication Critical patent/JPH03237858A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M3/00Automatic or semi-automatic exchanges
    • H04M3/42Systems providing special services or facilities to subscribers
    • H04M3/50Centralised arrangements for answering calls; Centralised arrangements for recording messages for absent or busy subscribers ; Centralised arrangements for recording messages
    • H04M3/53Centralised arrangements for recording incoming messages, i.e. mailbox systems
    • H04M3/533Voice mail systems

Abstract

PURPOSE:To continuously write a talkie data in a talkie storage memory by automatically detecting a head address of each talkie data of the talkie storage memory, storing the data in a 2nd memory and reading the data in the talkie storage memory from a relevant talkie head address at the reception of a talkie transmission command. CONSTITUTION:The transmitter is provided with a 1st memory 8 storing data of plural talkies, a 2nd memory 5 storing a head address of each talkie data of the 1st memory 8, a 3rd memory 7 storing a readout address of the 1st memory 8, a control circuit 3, and selection circuits 4, 6 or the like. Upon the receipt of a talkie transmission command signal, the control circuit 3 controls the selection circuit 4, inputs number of a commanded talkie type to the 2nd memory 5 to read a relevant head address and to control the selection circuit 6 thereby writing the data to the 3rd memory 7. An output of the 3rd memory 7 is a read address of the 1st memory 8 and the talkie data to be read is sent to the outside. Thus, even when the length of data differs remarkably, the talkie storage memories are efficiently used.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は複数のトーキを送出するトーキ送出装置に関す
る。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a talkie sending device that sends out a plurality of talkies.

〔従来の技術〕[Conventional technology]

従来、この種のトーキ送出装置は、トーキ格納用メモリ
上の固定アドレスから固定長だけ各々のトーキのデータ
を格納していた。
Conventionally, this type of talkie sending device has stored data for each talkie by a fixed length from a fixed address on a memory for storing talkies.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のトーキ送出装置は、トーキ格給用メモリ
上の固定アドレスから固定長だけ各々のトーキのデータ
を格納する#I戒となっているので、複数のトーキのそ
れぞれのデータの長さがあまり違わない場合はトーキ格
納用メモリを効率的に使用できるが、データの長さの違
いが大きい場合はトーキ格納用メモリを効率的に使用で
きず、また、初めに決めた固定長より長いトーキを書込
むことは、トーキ格納用メモリの他のトーキの固定長エ
リアに空きがあってもできないという欠点がある。
The above-mentioned conventional talkie sending device is configured to store the data of each talkie by a fixed length from a fixed address on the memory for talkie distribution, so the length of each data of a plurality of talkies is If the data lengths do not differ much, the memory for storing data can be used efficiently, but if the difference in data length is large, the memory for storing data can not be used efficiently. There is a drawback that it is not possible to write a fixed length area of other talkies in the talkie storage memory even if there is free space.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のトーキ送出装置は、複数のトーキを送出するト
ーキ送出装置において、前記複数のトーキそれぞれのデ
ータを格納する第1記憶手段と:前記第1記憶手段の前
記複数のトーキそれぞれのデータ格納エリアの先頭アド
レスを格納する第2記憶手段と:前記第1記憶手段の読
出アドレスを順次指定するアドレス指定手段と:初期設
定時に前記アドレス指定手段を介して前記第1記憶手段
を順次読出し各トーキデータの終了を検出し次アドレス
を次のトーキデータの先頭アドレスとして前記第2記憶
手段に格納し、トーキ送出指示受信時に前記第2記憶手
段から対応するトーキデータの前記先頭アドレスを読出
し前記アドレス指定手段を介して前記第1記憶手段より
対応するトーキデータを順次読出し外部に送出する制御
手段とを備えている。
The talkie sending device of the present invention is a talkie sending device that sends out a plurality of talkies, and includes: a first storage means for storing data for each of the plurality of talkies; and a data storage area for each of the plurality of talkies of the first storage means. a second storage means for storing the start address of the first storage means; and an address specification means for sequentially specifying the read address of the first storage means; and: at the time of initial setting, the first storage means is sequentially read out via the address specification means to read each talkie data. detects the end of the next address and stores the next address as the start address of the next talkie data in the second storage means, reads out the start address of the corresponding talkie data from the second storage means when the talkie transmission instruction is received, and the address designation means and control means for sequentially reading corresponding talkie data from the first storage means and transmitting the data to the outside.

また、前記第1記憶手段に無音のデータパターンを格納
し、トーキ送出指示を受信しない場合は、前記第2記憶
手段より前記第1記憶手段の前記無音のデータパターン
のアドレスを選択し前記第1記憶手段から前記無音のデ
ータパターンを読出し外部に送出する構成とすることも
できる。
Further, when storing a silent data pattern in the first storage means and not receiving a talkie transmission instruction, the address of the silent data pattern in the first storage means is selected from the second storage means, and the address of the silent data pattern in the first storage means is selected. It is also possible to adopt a configuration in which the silent data pattern is read out from the storage means and sent to the outside.

〔実施例〕〔Example〕

次に図面を参照して本発明の詳細な説明する。 Next, the present invention will be described in detail with reference to the drawings.

第1図は本発明の一実施例を示すブロック図である0本
実施例のトーキ送出装置は、 複数のトーキのデータを格納する第1メモリ8と、第1
メモリ8の各トーキのデータそれぞれの先頭アドレスを
格納する第2メモリ5と、第1メモリ8の読出アドレス
を格納する第3メモリ7と、制御用タイミングを作成す
るタイミング作成回路1と、第2メモリ5のアドレス値
をカウントするカウンタ2と、全体を制御するWiI御
回路3と、選択回路4.6と、アドレスの“l”加算を
行う加算回路9と、トライ・ステート・ゲート10とを
備えている。
FIG. 1 is a block diagram showing an embodiment of the present invention. The talkie sending device of this embodiment includes a first memory 8 for storing data of a plurality of talkies, and a first memory 8 for storing data of a plurality of talkies.
A second memory 5 that stores the start address of each data of each talkie in the memory 8, a third memory 7 that stores the read address of the first memory 8, a timing creation circuit 1 that creates control timing, and a second A counter 2 that counts the address value of the memory 5, a WiI control circuit 3 that controls the whole, a selection circuit 4.6, an adder circuit 9 that adds "1" to addresses, and a tri-state gate 10. We are prepared.

次に、動作を説明する。Next, the operation will be explained.

あらかじめ、第1メモリ8に複数のトーキ種別のそれぞ
れのデータを格納し、各トーキデータの区切り部分には
識別用のデータ、例えば全ビット“O”のデータを格納
しておく。
Data for each of a plurality of talkie types is stored in the first memory 8 in advance, and identification data, for example, data of all bits "O", is stored in the delimiter portion of each talkie data.

トーキ送出装置への電源投入の初期設定時に、制御回路
3よりカウンタ2ヘリセット信号が出力され、カウンタ
2の出力データは“O”となる。
At the time of initial setting for turning on the power to the talkie sending device, the control circuit 3 outputs a counter 2 reset signal, and the output data of the counter 2 becomes "O".

また、第2メモリ5のO番地のデータも“O″となる。Further, the data at address O in the second memory 5 also becomes "O".

このとき、制御回路3の制御により、選択回路4は、カ
ウンタ2側を選択しデータ“O”を第2メモリ5のアド
レスとして入力する。同様に、選択回路6は、第2メモ
リ5側を選択し読出データ“O”を第3メモリ7のデー
タとして入力する。
At this time, under the control of the control circuit 3, the selection circuit 4 selects the counter 2 side and inputs data "O" as the address of the second memory 5. Similarly, the selection circuit 6 selects the second memory 5 side and inputs the read data "O" as the data of the third memory 7.

タイミング作成回路1より第3メモリ7の読出し、書込
みをIIJtliシ第1メモリ8のアドレスを作成する
。第1メモリ8の出力データが制御回路3に入力され、
全ビット“0”でなければ、次からは、第3メモリ7の
出力データを加算回路9で“1″加算したものを第1メ
モリ8のアドレスとして使用できるように、選択回路6
の入力選択を加算回路9側に切替え、第1メモリ8の出
力データが全ビット“O”になるまで繰り返す。
The timing generation circuit 1 performs read and write operations for the third memory 7 and generates addresses for the first memory 8. The output data of the first memory 8 is input to the control circuit 3,
If all the bits are not "0", the selection circuit 6 is configured to add "1" to the output data of the third memory 7 in the adder circuit 9 and use it as the address of the first memory 8.
The input selection is switched to the adder circuit 9 side, and the process is repeated until all bits of the output data of the first memory 8 become "O".

全ビット“0”を検出したとき、制御回路3は、カウン
タ2のカウント値を“1′″増加させ、次の加算回路9
の出力を選択回路6.第3メモリ7及びトライ・ステー
ト・ゲート10を介して第2メモリ5へ書込む。
When all bits are "0", the control circuit 3 increases the count value of the counter 2 by "1'" and starts the next adder circuit 9.
Select the output of circuit 6. Write to the second memory 5 via the third memory 7 and the tri-state gate 10.

この第1メモリ8の読出しを全アドレスについて行なう
と、終了時には、全ビット“O′″を検出した次のアド
レスが第2メモリ5に順番に書込まれていることになる
。このように、トーキ種別問の識別用のデータを用いれ
ば、第1メモリ8のそれぞれのトーキデータの先頭アド
レスが、第2メモリ5のトーキ種別の番号に対応したア
ドレスに書込まれることになる。
If reading from the first memory 8 is performed for all addresses, at the end, the next address where all bits "O'" have been detected will have been written into the second memory 5 in order. In this way, if data for identifying the talkie type question is used, the start address of each talkie data in the first memory 8 will be written to the address corresponding to the number of the talkie type in the second memory 5. .

以上の動作が終了後、制御回路3がトーキ送出指示信号
を受信すると、選択回路4を制御し送出指示されたトー
キ種別の番号を第2メモリ5に入力し対応する先頭アド
レスを読出し、選択回路6を制御してその先頭アドレス
を第3メモリ7に書込む、第3メモリ7の出力は第1メ
モリ8の読出アドレスとなり、読出されたトーキのデー
タは外部に送出される0次からはトーキ種別間の識別用
のデータを検出するまで、第3メモリ7のアドレスデー
タを加算回路9で“1”加算し、選択回路6を介して第
3メモリ7へ入力することにより、第1メモリ8の読出
アドレスを“1”ずつ増加させて一連のトーキのデータ
を送出することかできる。
After the above operations are completed, when the control circuit 3 receives the talkie sending instruction signal, it controls the selection circuit 4, inputs the number of the talkie type for which sending is instructed to the second memory 5, reads the corresponding start address, and selects the selected circuit. 6 and writes its start address into the third memory 7. The output of the third memory 7 becomes the read address of the first memory 8, and the read data is sent to the outside. The adder circuit 9 adds "1" to the address data in the third memory 7 until data for discrimination between types is detected, and the address data is inputted to the third memory 7 via the selection circuit 6. It is possible to send out a series of talkie data by incrementing the read address by "1".

なお、第1メモリ8に無音のデータパターンを格納して
おき、トーキ送出指示がない場合は、第2メモリ5より
無音のデータパターンが格納されている第1メモリ8の
アドレスを選択することにより無音のデータを外部に送
出するが可能である。
Note that if a silent data pattern is stored in the first memory 8 and there is no instruction to send out a talkie, by selecting the address of the first memory 8 in which the silent data pattern is stored from the second memory 5. It is possible to send silent data to the outside.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、初期設定時に第1記憶手
段のトーキ格納用メモリの各トーキデータの先頭アドレ
スを自動的に検出し第2記憶手段に格納しておき、トー
キ送出指示受信時に第2記憶手段から該当するトーキの
先頭アドレスを読出しトーキ格納用メモリをそのアドレ
スから読出すことにより、トーキ格納用メモリ内に連続
的に容量の許す限りのトーキのデータを書込むことがで
き、各種トーキの合計時間がトーキ格納用メモリの容量
以内になるようにすれば、1つのトーキの時間をその範
囲内で自由に選ぶことができる効果がある。
As explained above, the present invention automatically detects the start address of each talkie data in the talkie storage memory of the first storage means at the time of initial setting and stores it in the second storage means, and when the talkie sending instruction is received, 2. By reading out the start address of the corresponding talkie from the storage means and reading the talkie storage memory from that address, it is possible to continuously write the talkie data as much as the capacity allows in the talkie storage memory, and to write various talkie data. If the total time of the talki is kept within the capacity of the talkie storage memory, there is an effect that the time of one talkie can be freely selected within the range.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例を示すプロ、yり図である。 l・・・タイミング作成回路、 2・・・カウンタ、   3・・・制御回路、4.6・
−・選択回路、 5・・・第2メモリ、7−・第3メモ
リ、  8・・・第1メモリ、9・・・加算回路、 10・・・トライ・ステート・ゲート。
FIG. 1 is a professional diagram showing an embodiment of the present invention. l...timing creation circuit, 2...counter, 3...control circuit, 4.6.
- Selection circuit, 5... Second memory, 7-- Third memory, 8... First memory, 9... Addition circuit, 10... Tri-state gate.

Claims (1)

【特許請求の範囲】 1、複数のトーキを送出するトーキ送出装置において、
前記複数のトーキそれぞれのデータを格納する第1記憶
手段と;前記第1記憶手段の前記複数のトーキそれぞれ
のデータ格納エリアの先頭アドレスを格納する第2記憶
手段と;前記第1記憶手段の読出アドレスを順次指定す
るアドレス指定手段と;初期設定時に前記アドレス指定
手段を介して前記第1記憶手段を順次読出し各トーキデ
ータの終了を検出し次アドレスを次のトーキデータの先
頭アドレスとして前記第2記憶手段に格納し、トーキ送
出指示受信時に前記第2記憶手段から対応するトーキデ
ータの前記先頭アドレスを読出し前記アドレス指定手段
を介して前記第1記憶手段より対応するトーキデータを
順次読出し外部に送出する制御手段とを備えることを特
徴とするトーキ送出装置。 2、前記第1記憶手段に無音のデータパターンを格納し
、トーキ送出指示を受信しない場合は、前記第2記憶手
段より前記第1記憶手段の前記無音のデータパターンの
アドレスを選択し前記第1記憶手段から前記無音のデー
タパターンを読出し外部に送出することを特徴とする請
求項1記載のトーキ送出装置。
[Claims] 1. In a talkie sending device that sends out a plurality of talkies,
a first storage means for storing data of each of the plurality of talkies; a second storage means for storing a start address of a data storage area of each of the plurality of talkies of the first storage means; reading of the first storage means; address designating means for sequentially designating addresses; upon initialization, the first storage means is sequentially read out via the address designation means, the end of each talkie data is detected, and the next address is set as the start address of the next talkie data; The first address of the corresponding talkie data is read out from the second memory means when a talkie transmission instruction is received, and the corresponding talkie data is sequentially read out from the first memory means via the address designation means and sent to the outside. What is claimed is: 1. A talkie sending device characterized by comprising: a control means for controlling. 2. When storing a silent data pattern in the first storage means and not receiving a talkie transmission instruction, select the address of the silent data pattern in the first storage means from the second storage means, and 2. The talkie transmitting device according to claim 1, wherein said silent data pattern is read out from a storage means and transmitted to the outside.
JP2034412A 1990-02-14 1990-02-14 Talkie transmission system Pending JPH03237858A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2034412A JPH03237858A (en) 1990-02-14 1990-02-14 Talkie transmission system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2034412A JPH03237858A (en) 1990-02-14 1990-02-14 Talkie transmission system

Publications (1)

Publication Number Publication Date
JPH03237858A true JPH03237858A (en) 1991-10-23

Family

ID=12413480

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2034412A Pending JPH03237858A (en) 1990-02-14 1990-02-14 Talkie transmission system

Country Status (1)

Country Link
JP (1) JPH03237858A (en)

Similar Documents

Publication Publication Date Title
US6345348B2 (en) Memory system capable of supporting different memory devices and a memory device used therefor
JPH02227763A (en) Data transfer control system
GB2030323A (en) Controlling input/output in process control
EP0217479A2 (en) Information processing unit
JPH03237858A (en) Talkie transmission system
JPS5987567A (en) Variable length data storage controlling system
JPH0227759B2 (en)
JPH06214939A (en) Dma controller
JPS59144962A (en) Storage control device
KR100206907B1 (en) Memory card
JPH04106793A (en) Memory interface circuit
JPS6089256A (en) File controller
KR910006792B1 (en) Access memory expansion circuit of direcrt memory access controller
JP2574019B2 (en) DMA transfer method
JPH0335335A (en) Storage device
JPS62123870A (en) Store and forward data management system for facsimile equipment
JPS5858606A (en) Remote output device of sequence controller
JPH07306825A (en) Dma controller
JPH02154387A (en) Solid-state memory device
JPH0424852A (en) Multi-port access system
JPS6186859A (en) Bus selector
JPS63168720A (en) Memory buffer device
JPH03259498A (en) Eeprom write circuit
JPH0769957B2 (en) Image memory management method
JPH04342339A (en) Random access variable length fifo memory