JPH03226036A - Signal transmission system - Google Patents

Signal transmission system

Info

Publication number
JPH03226036A
JPH03226036A JP2173790A JP2173790A JPH03226036A JP H03226036 A JPH03226036 A JP H03226036A JP 2173790 A JP2173790 A JP 2173790A JP 2173790 A JP2173790 A JP 2173790A JP H03226036 A JPH03226036 A JP H03226036A
Authority
JP
Japan
Prior art keywords
signal
conversion circuit
input signal
receiving end
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2173790A
Other languages
Japanese (ja)
Inventor
Sankaku Uchida
内田 三鶴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Engineering Ltd
Original Assignee
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Engineering Ltd filed Critical NEC Engineering Ltd
Priority to JP2173790A priority Critical patent/JPH03226036A/en
Publication of JPH03226036A publication Critical patent/JPH03226036A/en
Pending legal-status Critical Current

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To attain the phase locked loop frequency control for a reception end by transferring input signal interruption detection signal information of a sending end synchronization conversion circuit to the reception end through the use of an idle time slot. CONSTITUTION:When an NRZ signal 2 is interrupted, the input signal interruption detection circuit 103 detects the interruption of the NRZ signal to send an information signal 3A representing the input signal interruption to a sending end multiplex conversion circuit 20. The sending end multiplex conversion circuit 20 inserts the information signal 3A to a predetermined idle time slot and outputs the resulting signal as a multiplex signal 10. A reception end isolation circuit 21 detects an input signal interruption detection signal 18 being the input signal interruption through a prescribed time slot and sends it to a reception end synchronization conversion circuit 22. In receiving the input signal interruption detection signal 18, the phase locked loop frequency of the reception end synchronization conversion circuit 22 is locked and the standby state is held till the input signal is again in operation.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は信号伝送方式に関し、特に複数列の入力信号を
スタッフィング位相同期方式により伝送する無線ディジ
タル伝送において、入力信号が断となった場合でも受端
側でフェースロックループの周波数制御を継続し、かつ
、無線伝送路の正常を受端側で認知できる信号伝送方式
に関する。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to a signal transmission method, and in particular, in wireless digital transmission in which multiple columns of input signals are transmitted using a stuffing phase synchronization method, even when the input signal is disconnected, the present invention relates to a signal transmission method. The present invention relates to a signal transmission method that allows frequency control of a face-locked loop to be continued at the receiving end and also allows the receiving end to recognize the normality of a wireless transmission path.

〔従来の技術〕[Conventional technology]

従来、この種の信号伝送方式は、第2図の構成図に示す
ように、図面上部の送端側と下部の受端側から構成され
、送端側は互いに非同期の複数列の機器インタフェース
(バイポーラ)信号1を入力し、無線伝送及び論理処理
に好適なNRZ信号2に変換する送端インターフェース
回路101、この複数列のNRZ信号2をパルススタッ
フイング方式により同期変換信号9と、それぞれのディ
ジタル信号のパルススタッフイング情報を放置するスタ
ッフィング情報5とフレーム同期をとるスパーフレーム
パルス18を出力する送端間期変換回路102、同期変
換信号9のほかの補助信号7、フレーム同期信号8をス
パーフレームパルス18で各フレームのパルス配列に挿
入して多重信号10を出力する送端多重変換回路106
、NRZ信号2の断を検出して切替信号3を出力する入
力信号断検出回路103、複数列のスタッフィングされ
た同期変換信号9とスタッフ率が近くパルススタッフィ
ングが固定された固定スタッフィング信号4を発生すす
固定スタッフィング発生回路104、切替信号3により
正常時にスタッフィング信号5の側に接続されていたス
イッチを固定スタッフイング信号4の側に切替える切替
スイッチ105から構成される。
Conventionally, this type of signal transmission system consists of a sending end side at the top of the figure and a receiving end side at the bottom, as shown in the configuration diagram in Figure 2.The sending end side has multiple rows of equipment interfaces ( A sending end interface circuit 101 inputs a bipolar (bipolar) signal 1 and converts it into an NRZ signal 2 suitable for wireless transmission and logic processing. A sending-end interperiod conversion circuit 102 outputs a super frame pulse 18 that maintains frame synchronization with stuffing information 5 that leaves the pulse stuffing information of the signal, and converts the auxiliary signal 7 in addition to the synchronous conversion signal 9 and the frame synchronization signal 8 into a super frame. A sending-end multiplex conversion circuit 106 inserts a pulse 18 into the pulse array of each frame and outputs a multiplexed signal 10.
, an input signal disconnection detection circuit 103 that detects disconnection of the NRZ signal 2 and outputs a switching signal 3, and generates a fixed stuffing signal 4 whose stuffing rate is close to that of the stuffed synchronous conversion signal 9 of multiple columns and whose pulse stuffing is fixed. It is composed of a soot fixed stuffing generation circuit 104 and a changeover switch 105 that switches a switch connected to the stuffing signal 5 side in normal times to the fixed stuffing signal 4 side in response to the changeover signal 3.

受端側は、多重信号10を入力してフレーム同期回路1
08にて送端側のフレーム同期信号8と等価なフレーム
同期信号14を検出し、このフレーム同期信号14によ
り同期変換信号11、補助信号12、スタッフイング情
報13を分離して出力する受端分離変換回路107、送
端同期変換回路102と対をなし、スタッフイングされ
た同期変換信号11をスタッフィング情報13をもとに
フェーズロックループ周波数制御を行い、位相ギャップ
のある同期変換信号11を平滑して、入力信号に同期し
たクロック信号16と送端側のNRZ信号2に対応する
NRZ信号15を出力する受端同期変換回路109、複
数列のNRZ信号15を複数列の機器インタフェース(
バイポーラ)信号17として出力する受端インターフェ
ース回路110から構成される。ここで送端側の入力信
号断検出回路103が入力信号断を検出して固定スタッ
フィング信号4に切替えて受端側に流した場合には、こ
の固定スタッフイング信号によりフェーズロックループ
周波数制御を行い、送受間の同期変換信号9と11の信
号の同期確保を行っていた。
The receiving end receives the multiplexed signal 10 and sends it to the frame synchronization circuit 1.
At step 08, a frame synchronization signal 14 equivalent to the frame synchronization signal 8 on the sending end side is detected, and the receiving end separation separates and outputs the synchronization conversion signal 11, auxiliary signal 12, and stuffing information 13 using this frame synchronization signal 14. The conversion circuit 107 is paired with the sending end synchronous conversion circuit 102, performs phase-lock loop frequency control on the stuffed synchronous conversion signal 11 based on stuffing information 13, and smoothes the synchronous conversion signal 11 with a phase gap. A receiving end synchronous conversion circuit 109 outputs a clock signal 16 synchronized with the input signal and an NRZ signal 15 corresponding to the NRZ signal 2 on the sending end, and a receiving end synchronous conversion circuit 109 outputs a clock signal 16 synchronized with the input signal and an NRZ signal 15 corresponding to the sending end side NRZ signal 2, and a receiving end synchronous conversion circuit 109 outputs a clock signal 16 synchronized with the input signal and an NRZ signal 15 corresponding to the sending end side NRZ signal 2.
It consists of a receiving end interface circuit 110 that outputs a bipolar) signal 17. Here, when the input signal disconnection detection circuit 103 on the sending end side detects an input signal disconnection and switches to the fixed stuffing signal 4 and sends it to the receiving end side, phase-locked loop frequency control is performed using this fixed stuffing signal. , synchronization between the transmitting and receiving synchronous conversion signals 9 and 11 was ensured.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

しかしながら、上述した従来の信号伝送方式では、送端
同期変換回路の入力信号断の場合に、固定スタッフイン
グ制御により受端フェースロックループ周波数制御を行
なっているので、システムで決定されるスタッフ率に近
い固定スタッフ率を生成するための固定スタッフイング
情報発生回路の構成が複雑となる欠点があった。
However, in the conventional signal transmission system described above, when the input signal to the sending end synchronous conversion circuit is interrupted, the receiving end face-locked loop frequency control is performed using fixed stuffing control. This has the disadvantage that the configuration of the fixed stuffing information generation circuit for generating a similar fixed stuffing ratio is complicated.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の信号伝送方式は、送端側から受端側へ複数列入
力信号を伝送し、この入力信号をスタッフイング方式に
より位相同期を行う信号伝送方式において、前記入力信
号断の検出情報を送端側から受端側へ転送して受端側の
フェーズロックループの周波数制御を行う手段を有する
The signal transmission method of the present invention is a signal transmission method in which a plurality of input signals are transmitted from a sending end to a receiving end, and the input signals are phase-synchronized by a stuffing method. It has means for transmitting the signal from the end side to the receiving end side and controlling the frequency of the phase-locked loop on the receiving end side.

〔実施例〕〔Example〕

次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例を示す構成図である。第1図
において、従来例の第2図と同様の番号の回路は従来の
回路と同一の動作を行う。したがって主として本実施例
で改良された送端多重変換回路20、受端分離変換回路
21、受端同期変換回路22について説明する。
FIG. 1 is a block diagram showing an embodiment of the present invention. In FIG. 1, circuits with the same numbers as in FIG. 2 of the conventional example perform the same operations as the conventional circuits. Therefore, the transmitting-end multiplex conversion circuit 20, the receiving-end separation conversion circuit 21, and the receiving-end synchronous conversion circuit 22 improved in this embodiment will be mainly explained.

まず、複数列のNRZ信号2が正常に出力されている場
合に送端多重変換図i20はスタッフィングされた同期
変換信号9、スタッフィング情報5、補助信号7、およ
びフレーム同期信号8を入力して、各フレーム内のパル
スのタイムスロットにそれぞれの信号を配列して多重信
号10を出力している。また受信側では受端分離変換回
路21において、同期変換信号11、補助信号12、ス
タッフイング情報13を出力する。受端同期変換回路2
2はスタッフィング情報13をもとにフェーズロックル
ープ周波数制御を行い、従来例と同様に送端側と同じク
ロック信号16、NRZ信号15を出力する。次にN 
RZ信号2が断となった場合には、入力信号断検出口路
103がNRZ信号の断を検出して、入力信号断の情報
信号3Aを送端多重変換回路20に送る。送端多重変換
回路20ではあらかじめ定められた空きタイムスロット
にこの情報信号3Aを挿入して多重信号10として出力
する。受端分離回路21は、この入力信号断の情報であ
る入力信号断検出信号18を所定のタイムスロットから
検出して、受端同期変換回路22に送出する。受端同期
変換回路22はこの入力信号断検出信号18を受信する
とフェースロックループ周波数がロックされて、入力信
号が再び動作に入いるまで待ち受は状態を保持する。以
上述べたように従来例のような別に設定された固定スタ
ッフィング信号を必要とせずに、入力信号断の時にフェ
ーズロックループ周波数制御の動作を継続することがで
きる。
First, when multiple columns of NRZ signals 2 are normally output, the sending end multiplex conversion diagram i20 inputs the stuffed synchronization conversion signal 9, stuffing information 5, auxiliary signal 7, and frame synchronization signal 8, A multiplexed signal 10 is output by arranging the respective signals in pulse time slots within each frame. On the receiving side, a receiving end separation conversion circuit 21 outputs a synchronous conversion signal 11, an auxiliary signal 12, and stuffing information 13. Receiving end synchronous conversion circuit 2
2 performs phase-locked loop frequency control based on the stuffing information 13, and outputs the same clock signal 16 and NRZ signal 15 as on the sending end side, as in the conventional example. Then N
When the RZ signal 2 is disconnected, the input signal disconnection detection port 103 detects the disconnection of the NRZ signal and sends the input signal disconnection information signal 3A to the sending end multiplex conversion circuit 20. The sending end multiplex conversion circuit 20 inserts this information signal 3A into a predetermined vacant time slot and outputs it as a multiplexed signal 10. The receiving end separation circuit 21 detects the input signal disconnection detection signal 18, which is information about the input signal disconnection, from a predetermined time slot and sends it to the receiving end synchronization conversion circuit 22. When the receiving end synchronization conversion circuit 22 receives this input signal disconnection detection signal 18, the face lock loop frequency is locked and the standby state is maintained until the input signal starts operating again. As described above, the operation of phase-locked loop frequency control can be continued even when the input signal is cut off, without requiring a fixed stuffing signal set separately as in the conventional example.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、送端同期変換回路の入力
信号断検出信号情報を空きタイムスロットを利用して受
端へ転送することにより、受端のフェーズロックループ
周波数制御を行うことができる。従って、従来例のよう
なシステムで決定されるスタッフ率に近い固定スタッフ
率を生成するための複雑な固定スタッフイング情報発生
回路を設けることなく、受端フェーズロックループ周波
数制御を可能とする効果が得られる。
As described above, the present invention can perform phase-locked loop frequency control at the receiving end by transferring the input signal disconnection detection signal information of the sending end synchronous conversion circuit to the receiving end using an empty time slot. . Therefore, it is possible to perform phase-locked loop frequency control at the receiving end without providing a complicated fixed stuffing information generation circuit for generating a fixed stuffing rate close to the stuffing rate determined in a conventional system. can get.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例の構成図、第2図は従来の信
号伝送方式の構成図である。 20.106・・・送端多重変換回路、21.107・
・・受端分離変換回路、22,109・・・受端同期変
換回路、101・・・送端インターフェース変換回路、
102・・・送端同期変換回路、103・・・入力信号
断検出回路、104・・・固定スタッフィング情報発生
回路、105・・・切替スイッチ、108・・・フレー
ム同期回路、110・・・受端インターフェース変換回
路。
FIG. 1 is a block diagram of an embodiment of the present invention, and FIG. 2 is a block diagram of a conventional signal transmission system. 20.106... Sending end multiplex conversion circuit, 21.107.
...Receiving end separation conversion circuit, 22,109...Receiving end synchronous conversion circuit, 101...Sending end interface conversion circuit,
102... Transmission end synchronization conversion circuit, 103... Input signal disconnection detection circuit, 104... Fixed stuffing information generation circuit, 105... Changeover switch, 108... Frame synchronization circuit, 110... Reception End interface conversion circuit.

Claims (1)

【特許請求の範囲】 1、送端側から受端側へ複数列入力信号を伝送し、この
入力信号をスタッフイング方式により位相同期を行う信
号伝送方式において、前記入力信号断の検出情報を送端
側から受端側へ転送して受端側のフェーズロックループ
の周波数制御を行う手段を有することを特徴とする信号
伝送方式。 2、前記入力信号断の検出情報をあらかじめ定められた
フレーム内のタイムスロットに挿入する送端多重変換回
路と、受端側で前記検出情報を受信してスタッフイング
情報により動作していたフェーズロックループの周波数
制御の状態を継続する受端同期変換回路とを有すること
を特徴とする請求項1記載の信号伝送方式。
[Claims] 1. In a signal transmission method in which a plurality of strings of input signals are transmitted from a sending end to a receiving end and the input signals are phase synchronized by a stuffing method, the detection information of the input signal disconnection is transmitted. A signal transmission method characterized by having means for transmitting from an end side to a receiving end side and controlling the frequency of a phase-locked loop on the receiving end side. 2. A transmitting-end multiplex conversion circuit that inserts the input signal disconnection detection information into a time slot in a predetermined frame, and a phase lock that receives the detection information and operates based on stuffing information at the receiving end. 2. The signal transmission system according to claim 1, further comprising a receiving end synchronous conversion circuit that continues the frequency control state of the loop.
JP2173790A 1990-01-30 1990-01-30 Signal transmission system Pending JPH03226036A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2173790A JPH03226036A (en) 1990-01-30 1990-01-30 Signal transmission system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2173790A JPH03226036A (en) 1990-01-30 1990-01-30 Signal transmission system

Publications (1)

Publication Number Publication Date
JPH03226036A true JPH03226036A (en) 1991-10-07

Family

ID=12063391

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2173790A Pending JPH03226036A (en) 1990-01-30 1990-01-30 Signal transmission system

Country Status (1)

Country Link
JP (1) JPH03226036A (en)

Similar Documents

Publication Publication Date Title
JPH0642663B2 (en) Intermediate relay station of digital communication system
US4737722A (en) Serial port synchronizer
JPH03226036A (en) Signal transmission system
US7660237B2 (en) Synchronous clock supply system and synchronous clock supply method
JPH07107105A (en) Subordinate synchronization control method for duplex loop lan
JP2637796B2 (en) Line switching method
JP2871925B2 (en) Loop test transmission circuit
JPS633532A (en) Reception timing circuit
JPS59190753A (en) Two-way communication system
JPH03127532A (en) Loop type communication system
JPH04243335A (en) Uninterruptible line changeover circuit
JPS6225005Y2 (en)
JP4658759B2 (en) Digital signal transmission interface circuit and loop switching method thereof
JP2864703B2 (en) Redundant optical transmission path
JPH06189348A (en) Subscriber's data line terminating device
JPH01137842A (en) Clock transmission method
JPH05235815A (en) Clock switching system in intermediate repeater station
JPH0661989A (en) Synchronizing signal switching system
JPS643103B2 (en)
JPH08251128A (en) Multiplex system
JPH0479436A (en) Line switching system
JPS61236240A (en) Clock selection system for decentralized type processing unit
JPS61244142A (en) Preventing circuit for trouble influence
JPS6170832A (en) Frequency synchronizing system between communication networks
JPS60173992A (en) Subordinate address switching system in subordinate synchronizing network