JPH0320756B2 - - Google Patents

Info

Publication number
JPH0320756B2
JPH0320756B2 JP59049446A JP4944684A JPH0320756B2 JP H0320756 B2 JPH0320756 B2 JP H0320756B2 JP 59049446 A JP59049446 A JP 59049446A JP 4944684 A JP4944684 A JP 4944684A JP H0320756 B2 JPH0320756 B2 JP H0320756B2
Authority
JP
Japan
Prior art keywords
line
character
counter
events
timing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59049446A
Other languages
English (en)
Japanese (ja)
Other versions
JPS604982A (ja
Inventor
Reonaado Haroei Buraian
Jeemuzu Reuerin Rojaa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS604982A publication Critical patent/JPS604982A/ja
Publication of JPH0320756B2 publication Critical patent/JPH0320756B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/18—Timing circuits for raster scan displays

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
JP59049446A 1983-06-30 1984-03-16 陰極線管のためのプログラム可能タイミング回路 Granted JPS604982A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP83303792.2 1983-06-30
EP83303792A EP0130247B1 (en) 1983-06-30 1983-06-30 Programmable timing circuit for cathode ray tube

Publications (2)

Publication Number Publication Date
JPS604982A JPS604982A (ja) 1985-01-11
JPH0320756B2 true JPH0320756B2 (US06252093-20010626-C00008.png) 1991-03-20

Family

ID=8191201

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59049446A Granted JPS604982A (ja) 1983-06-30 1984-03-16 陰極線管のためのプログラム可能タイミング回路

Country Status (4)

Country Link
US (1) US4644340A (US06252093-20010626-C00008.png)
EP (1) EP0130247B1 (US06252093-20010626-C00008.png)
JP (1) JPS604982A (US06252093-20010626-C00008.png)
DE (1) DE3370090D1 (US06252093-20010626-C00008.png)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4837563A (en) * 1987-02-12 1989-06-06 International Business Machine Corporation Graphics display system function circuit
US4874992A (en) * 1988-08-04 1989-10-17 Honeywell Inc. Closed loop adaptive raster deflection signal generator
JP2628590B2 (ja) * 1990-10-11 1997-07-09 シャープ株式会社 走査線位置検出装置
US10416703B2 (en) * 2017-08-10 2019-09-17 Ambiq Micro, Inc. Counter/timer array for generation of complex patterns independent of software control

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5742081A (en) * 1980-08-28 1982-03-09 Tokyo Shibaura Electric Co Display unit
JPS5745587A (en) * 1980-08-30 1982-03-15 Fujitsu Ltd Figure enlargement display unit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3396377A (en) * 1964-06-29 1968-08-06 Gen Electric Display data processor
US3522597A (en) * 1965-11-19 1970-08-04 Ibm Execution plotter
US4232374A (en) * 1977-08-11 1980-11-04 Umtech, Inc. Segment ordering for television receiver control unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5742081A (en) * 1980-08-28 1982-03-09 Tokyo Shibaura Electric Co Display unit
JPS5745587A (en) * 1980-08-30 1982-03-15 Fujitsu Ltd Figure enlargement display unit

Also Published As

Publication number Publication date
JPS604982A (ja) 1985-01-11
EP0130247A1 (en) 1985-01-09
EP0130247B1 (en) 1987-03-04
US4644340A (en) 1987-02-17
DE3370090D1 (en) 1987-04-09

Similar Documents

Publication Publication Date Title
US4425559A (en) Method and apparatus for generating line segments and polygonal areas on a raster-type display
US4203107A (en) Microcomputer terminal system having a list mode operation for the video refresh circuit
GB1311503A (en) Display device including roll and crawl capabilities
US4486856A (en) Cache memory and control circuit
US4117469A (en) Computer assisted display processor having memory sharing by the computer and the processor
US3579225A (en) Light probe circuit for persistent screen display system
US4011556A (en) Graphic display device
US4119953A (en) Timesharing programmable display system
US4379293A (en) Transparent addressing for CRT controller
EP0004797A2 (en) Video display control apparatus
US3858198A (en) Fixed format video data display employing crossed-line pattern format delineation
GB1251689A (US06252093-20010626-C00008.png)
JPH0320756B2 (US06252093-20010626-C00008.png)
US3827041A (en) Display apparatus with visual segment indicia
US4648032A (en) Dual purpose screen/memory refresh counter
US5012232A (en) Bit mapped memory plane with character attributes for video display
US4197534A (en) Control apparatus for displaying alphanumeric characters
CA1236601A (en) Window borderline generating circuit for crt display
EP0057314B1 (en) Lsi timing circuit for a digital display employing a modulo eight counter
JPS58182193A (ja) リフレツシユ制御装置
JPS58225B2 (ja) ヒヨウジソウチ
KR940004733B1 (ko) 화면의 수직분할 제어 및 그 어드레스 선택회로
RU1795509C (ru) Устройство дл отображени графической информации
JPS6057075B2 (ja) デイスプレ−装置
JPS6216430B2 (US06252093-20010626-C00008.png)