JPH03201706A - Voltage controlled oscillator - Google Patents

Voltage controlled oscillator

Info

Publication number
JPH03201706A
JPH03201706A JP34080589A JP34080589A JPH03201706A JP H03201706 A JPH03201706 A JP H03201706A JP 34080589 A JP34080589 A JP 34080589A JP 34080589 A JP34080589 A JP 34080589A JP H03201706 A JPH03201706 A JP H03201706A
Authority
JP
Japan
Prior art keywords
differential amplifier
output signal
circuit
phase shift
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP34080589A
Other languages
Japanese (ja)
Other versions
JP2573074B2 (en
Inventor
Makoto Murayama
誠 村山
Yuji Kimoto
木本 雄二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP1340805A priority Critical patent/JP2573074B2/en
Publication of JPH03201706A publication Critical patent/JPH03201706A/en
Application granted granted Critical
Publication of JP2573074B2 publication Critical patent/JP2573074B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)

Abstract

PURPOSE:To expand the change width of an oscillating frequency by positively feeding back an output signal of an adder circuit adding an output signal of a differential amplifier and an output signal of a phase shift circuit positively to an input terminal of the differential amplifier. CONSTITUTION:The oscillator consists of a differential amplifier 9 provided with an operating current source 10, a phase shift circuit 11 generating signals shifting an output signal of the differential amplifier by +90 deg. and by -90 deg. and generating a sum of both the signals at a desired ratio, an adder circuit 12 summing an output signal of the differential amplifier 9 and an output signal of the phase shift circuit 11 in terms of vector and applying the resulting signal to the input terminal of the differential amplifier 9 and a resonance circuit 13. Then the resonance circuit 13, the differential amplifier 9 and the adder circuit 12 form the oscillating loop, the output signal of the differential amplifier 9 is phase-shifted by the phase shift circuit 11 and fed to the oscillating loop by the adder circuit 12. Thus, the change width of the oscillating frequency is widened and stable oscillation is continued.

Description

【発明の詳細な説明】 (イ)産業上の利用分野 本発明は、TV受像機の検波回路などに用いられるV 
CO(を圧制御型発振rj?)の改良に関するもので、
特に周波数の変化幅が広いとともに発振周波数を変化さ
せても安定に発振が継続できる電圧制御型発振器に関す
る。
DETAILED DESCRIPTION OF THE INVENTION (a) Industrial application field The present invention is directed to a V
This is related to the improvement of CO (pressure controlled oscillation rj?).
In particular, the present invention relates to a voltage-controlled oscillator that has a wide frequency change range and can continue to oscillate stably even when the oscillation frequency is changed.

(ロ)従来の技術 TV受像機の映像検波器としてPLL回路を利用したも
のが知られている。該PLL回路は、VCOを内蔵して
いるが、該VCOの周波数変化幅としては広いものが望
まれている。第2図は、その様なりCOを示すもので、
第1及び第2トランジスタ(1)及び(2)と、該第1
及び第2トランジスタ(1)及び(2)の共通エミッタ
に接続された可変電流源(3)と、前記第1及び第2ト
ランジスタ(1)及び(2)のコレクタに接続された抵
抗(4)及び(5)と、前記第1及び第2トランジスタ
(1)及び(2)のコレクタ間にt&続されたL及びC
からなる共振回路(立)とから槽底されており、第1出
力端子(7)の出力信号が第2トランジスタ(2)のベ
ースに、第2出力端子(8)の出力信号が第1トランジ
スタ(1)のベースに帰還されるようになっている。第
2図において、可変電流源(3)の電流値を変化させる
と、第1及び第2トランジスタ(1)及び(2)のベー
ス・エミッタ間の寄生容量が変化し、発振ループ内の位
相が変化する。
(b) Prior Art A PLL circuit is known as a video detector for a TV receiver. The PLL circuit has a built-in VCO, but it is desired that the VCO has a wide frequency variation range. Figure 2 shows CO like this,
first and second transistors (1) and (2);
and a variable current source (3) connected to the common emitters of the second transistors (1) and (2), and a resistor (4) connected to the collectors of the first and second transistors (1) and (2). and (5), and L and C connected by T& between the collectors of the first and second transistors (1) and (2).
The output signal of the first output terminal (7) is connected to the base of the second transistor (2), and the output signal of the second output terminal (8) is connected to the base of the first transistor (2). It is designed to be returned to the base of (1). In Figure 2, when the current value of the variable current source (3) is changed, the parasitic capacitance between the base and emitter of the first and second transistors (1) and (2) changes, and the phase in the oscillation loop changes. Change.

従って、第1・図の回路によれば、可変電流源(3ンの
電流値を変化させることにより、VCOの発振周波数を
変化させることができる。
Therefore, according to the circuit shown in FIG. 1, the oscillation frequency of the VCO can be changed by changing the current value of the variable current source (3).

(ハ)発明が解決しようとする問題点 しかしながら、第2図の回路において、発振周波数を変
化させるために可変電流源(3)の電流値を著しく低下
させると、第1及び第2トランジスタ(1)及び(2)
からなる差動増幅器の利得が低下し、発振が停止する恐
れがあった。
(c) Problems to be Solved by the Invention However, in the circuit shown in FIG. 2, if the current value of the variable current source (3) is significantly reduced in order to change the oscillation frequency, ) and (2)
There was a risk that the gain of the differential amplifier consisting of the above would decrease and oscillation would stop.

(ニ)問題点を解決するための手段 本発明は、上述の点に鑑み處されたもので、共振回路が
接続された差動増幅器と、該差動増幅器の出力信号を移
相する移相回路と、前記差動増幅器の出力信号と前記移
相回路の出力信号とを加算する加算回路とを備え、前記
加算回路の出力信号を前記差動増幅器の入力端子に正帰
還させることを特徴とする。
(d) Means for solving the problems The present invention has been made in view of the above points, and includes a differential amplifier connected to a resonant circuit, and a phase shifter for shifting the output signal of the differential amplifier. and an adder circuit that adds the output signal of the differential amplifier and the output signal of the phase shift circuit, and provides positive feedback of the output signal of the adder circuit to the input terminal of the differential amplifier. do.

(ホ)作用 本発明によれば、共振回路、差動増幅器及び加算回路で
発振ループを形成し、前記差動増幅器の出力信号を移相
回路で移相した後、加算回路で前記発振ループに加えて
いる。前記差動増幅器の利得は十分に高い値に設定され
ており、発振ループのみであると共振回路の中心周波数
で安定に発振する。この際は、移相回路の出力信号が零
である。この状態から移相回路の出力信号を発生させる
と、tJu算回路の出力信号の位相が変化し、発振周波
数が変化する。
(E) Effect According to the present invention, an oscillation loop is formed by a resonant circuit, a differential amplifier, and an adder circuit, and after the output signal of the differential amplifier is phase-shifted by a phase shift circuit, the adder circuit connects the output signal to the oscillation loop. Adding. The gain of the differential amplifier is set to a sufficiently high value, and if there is only an oscillation loop, it oscillates stably at the center frequency of the resonant circuit. At this time, the output signal of the phase shift circuit is zero. When the output signal of the phase shift circuit is generated from this state, the phase of the output signal of the tJu calculation circuit changes, and the oscillation frequency changes.

(へ)実施例 第1図は1本発明の一実施例を示す回路図で、(9)は
動作電流源(10)を備える差動増幅器、(11)は差
動増幅器(9)の出力信号を+90度移相した信号と一
90度移相した信号とを作成し、両信号を所望の比で加
算した信号を発生する移相回路、(12)は前記差動増
幅!(9)の出力信号と前記移相回路(11)の出力信
号とをベクトル的に加算し前記差動増幅器(9)の入力
端に印加する加算回路、及び(13)は共振回路である
(F) Embodiment Figure 1 is a circuit diagram showing an embodiment of the present invention, in which (9) is a differential amplifier equipped with an operating current source (10), and (11) is the output of the differential amplifier (9). (12) is the differential amplification circuit that generates a signal that is phase-shifted by +90 degrees and a signal that is phase-shifted by 190 degrees, and generates a signal that is the sum of both signals at a desired ratio. (9) is an adder circuit that vectorially adds the output signal of the output signal and the output signal of the phase shift circuit (11) and applies the result to the input terminal of the differential amplifier (9), and (13) is a resonant circuit.

第1図において、共振回路(13)、差動増幅器(9)
及び加算回路(12)は、発振ループを形成しており、
動作電流源(10)の電流値を十分大きい値で固定とす
る。そして、移相回路(11)の出力信号を制御電圧源
(14)からの制御電圧に応じて零にする。すると、前
記発振ループのみで発振がおこなわれ、共振回路(13
〉の中心周波数の出力信号が出力端子(15)に得られ
る。この際、差動増幅器(9)の利得は十分高く、尚且
つその値が変化しないので、発振ループは安定に発振を
継続することができる。
In Figure 1, a resonant circuit (13), a differential amplifier (9)
and the addition circuit (12) form an oscillation loop,
The current value of the operating current source (10) is fixed at a sufficiently large value. Then, the output signal of the phase shift circuit (11) is made zero according to the control voltage from the control voltage source (14). Then, oscillation occurs only in the oscillation loop, and the resonant circuit (13
An output signal having a center frequency of > is obtained at the output terminal (15). At this time, since the gain of the differential amplifier (9) is sufficiently high and its value does not change, the oscillation loop can continue to oscillate stably.

次に、移相回路(11)及び加算回路(12)の動作に
ついて説明する。制御電圧源(14)がらの制御電圧に
応じて移相回路(11)は、入力信号の移相を行う。該
移相回路(11)の動作を第3図の具体例を用いて説明
する。第3図において、(16)は第1及び第2トラン
ジスタ(17)及び(18)からなる第1差動増幅器、
(19)は第3及び第4トランジスタ(20)及び(2
1)からなる第2差動増幅器、(22)及び(23)は
差動的に制御される可変を流源、及び(24)は90度
移相回路である。信号源(25)からの入力信号■1に
応じた第1及び第3トランジスタ(17)及び(20)
のコレクタ電流の変化は互いに逆相であり、又可変電流
源(22)及び(23)の電流値の比に応じて加算され
る。その為、可変電流源(22)及び(23)の電流値
を等しくすると、第1出力端子(26)に出力信号は発
生しない。又、その状態から可変電流源(22)及び(
23)の電流比を変化させれば、その比に応じて第1出
力端子(26)の出力信号は正負に変化する。第1出力
端子(26)に接続された9O度移相回路(24)は、
第1出力端子(26)に流れる電流を90度移相する。
Next, the operations of the phase shift circuit (11) and the adder circuit (12) will be explained. The phase shift circuit (11) shifts the phase of the input signal according to the control voltage from the control voltage source (14). The operation of the phase shift circuit (11) will be explained using the specific example shown in FIG. In FIG. 3, (16) is a first differential amplifier consisting of first and second transistors (17) and (18);
(19) is the third and fourth transistor (20) and (2
1), (22) and (23) are differentially controlled variable sources, and (24) is a 90 degree phase shift circuit. The first and third transistors (17) and (20) according to the input signal ■1 from the signal source (25)
The changes in the collector currents are in opposite phases to each other, and are added according to the ratio of the current values of the variable current sources (22) and (23). Therefore, if the current values of the variable current sources (22) and (23) are made equal, no output signal is generated at the first output terminal (26). Also, from that state, the variable current source (22) and (
23), the output signal of the first output terminal (26) changes between positive and negative depending on the ratio. The 90 degree phase shift circuit (24) connected to the first output terminal (26) is
The phase of the current flowing to the first output terminal (26) is shifted by 90 degrees.

従って、第1出力端子(26)に得られる出力信号をベ
クトルで示すと第4図のv2軸上の任意の点を取り得る
。尚、第2出力端子(27)に得られる出力信号は、第
1出力端子(26)に得られる出力信号の逆相となる。
Therefore, if the output signal obtained at the first output terminal (26) is expressed as a vector, it can take any point on the v2 axis in FIG. Note that the output signal obtained at the second output terminal (27) has the opposite phase of the output signal obtained at the first output terminal (26).

従って、第3図の回路によれば入力信号を±90度移相
すると共にレベルを変化することができる。
Therefore, according to the circuit shown in FIG. 3, it is possible to phase-shift the input signal by ±90 degrees and change the level.

そこで、差動増幅器(9)、移相回路(11)及び加算
回路(12)の出力信号を各々ベクトルVl。
Therefore, the output signals of the differential amplifier (9), the phase shift circuit (11), and the adder circuit (12) are each converted into a vector Vl.

v2、及びv3とし、その関係をベクトル表示すると第
5図の如くなる。第5図において、ベクトルV2は、v
2軸上のベクトルV20からベクトルV2]の間の任意
の点を取り得る。その為、前記ベクトル■2と前記ベク
トルV1とをベクトル加算した出力ベクトルvOは、ベ
クトルV1を対称にしてベクトルV30からベクトルV
31の間の位相の任意の点を取り得る。
When v2 and v3 are represented and their relationship is expressed as a vector, it becomes as shown in FIG. In FIG. 5, vector V2 is v
Any point between vector V20 and vector V2 on the two axes can be taken. Therefore, the output vector vO obtained by vector addition of the vector 2 and the vector V1 is obtained from the vector V30 with the vector V1 symmetrical.
It can take any point of phase between 31 and 31.

その結果、加算回路(12)の出力信号の位相(ベクト
ルVO)は、第2の発振ループの移相回路(]1)の移
相量に応じて変化することになり、前記出力信号の位相
変化に基すいて出力端子(15)に発生する発振出力信
号の周波数が変化する。
As a result, the phase of the output signal (vector VO) of the adder circuit (12) changes according to the amount of phase shift of the phase shift circuit (]1) of the second oscillation loop, and the phase of the output signal Based on the change, the frequency of the oscillation output signal generated at the output terminal (15) changes.

尚、第1図の実施例では、移相回路(11)内の移相前
の信号と移相後の信号とのレベル比を1としたので、前
記ベクトルV30の最大変化幅が90度となったが、前
記レベル比を1以上とすれば、最大180度近くまで変
化させることができ、発振周波数の変化幅を広くするこ
とができる。
In the embodiment shown in FIG. 1, since the level ratio between the signal before phase shift and the signal after phase shift in the phase shift circuit (11) is set to 1, the maximum variation width of the vector V30 is 90 degrees. However, if the level ratio is set to 1 or more, it is possible to change the oscillation frequency by up to nearly 180 degrees, and the range of change in the oscillation frequency can be widened.

従って、第1図の回路によれば、発振周波数を変化させ
るのに発振ループ内のコンデンサの容量を変化させる必
要がなく、制御電圧に対する発振周波数の変化をリニア
なものにすることができる。又、発振ループの利得は差
動増幅器ループのゲインを高くすることで十分に確保す
ることが出来、安定な発振を継続させることができる。
Therefore, according to the circuit shown in FIG. 1, it is not necessary to change the capacitance of the capacitor in the oscillation loop to change the oscillation frequency, and the change in the oscillation frequency with respect to the control voltage can be made linear. Further, the gain of the oscillation loop can be sufficiently ensured by increasing the gain of the differential amplifier loop, and stable oscillation can be continued.

第6図は、第1図の具体回路例を示すものであり、その
動作について簡単に説明する。第6図の差動増幅器(9
)は、エミッタが共通接続されたトランジスタ(28)
及び(29)のベースがバッファトランジスタ(30)
及び(31)を介して共振回路(1,3)に接続されて
おり、動作電流源(10)には十分大なる電流を流す。
FIG. 6 shows a specific example of the circuit shown in FIG. 1, and its operation will be briefly explained. Differential amplifier (9) in Figure 6
) is a transistor (28) whose emitters are commonly connected.
The base of (29) is a buffer transistor (30)
and (31) to the resonant circuit (1, 3), and a sufficiently large current flows through the operating current source (10).

前記差動増幅器(9)の出力信号は、バッファトランジ
スタ(30〉及び(31〉のエミッタに互いに逆相で得
られ、移相回路(11)に印加される。移相回路(11
)の動作は第3図の回路と同じであり、制御電圧源(1
4)からの制御電圧と電圧源〈32)の電圧とが等しけ
れば移相動作を行わず、等しくなくなると移相動作を行
う。移相回路(11)からの逆相の2つの信号は、バッ
ファ回路(33)を介して加算回路(12)のトランジ
スタ〈34)及び(35)のベースに印加される。該ト
ランジスタ(34)及び(35)のコレクタは、前記差
動増幅器(9)の入力端となるバッファトランジスタ(
30)及び(31)のベースに接続されているので、両
信号の加算が行われる。
The output signals of the differential amplifier (9) are obtained in opposite phases to the emitters of the buffer transistors (30> and (31)) and are applied to the phase shift circuit (11).
) is the same as the circuit shown in Figure 3, and the control voltage source (1
If the control voltage from 4) and the voltage of the voltage source <32) are equal, no phase shifting operation is performed, and when they are not equal, a phase shifting operation is performed. Two signals of opposite phases from the phase shift circuit (11) are applied to the bases of transistors (34) and (35) of the adder circuit (12) via a buffer circuit (33). The collectors of the transistors (34) and (35) are connected to a buffer transistor (
Since it is connected to the bases of 30) and 31, both signals are added.

従って、発振ループが形成されることになり、移相回路
(11)の移相量に応じて発振周波数を変化させること
ができる。尚、第6図の移相回路(11)及び加算回路
(12)に含まれる直列接続されたダイオードは、両回
路の入力端のダイナミックレンジの拡大の目的で配置さ
れている。
Therefore, an oscillation loop is formed, and the oscillation frequency can be changed according to the amount of phase shift of the phase shift circuit (11). The series-connected diodes included in the phase shift circuit (11) and adder circuit (12) in FIG. 6 are arranged for the purpose of expanding the dynamic range of the input ends of both circuits.

(ト)発明の効果 以−ヒ述べた如く本発明によれば、発振周波数の変化幅
が広い電圧制御型発振器を提供することが出来る。又、
本発明によれば、発振周波数を変化させるのに発振ルー
プ内のコンデンサの容量を変化させる必要がなく、制御
電圧に対する発振周波数の変化をリニアなものにするこ
とができる。
(G) Effects of the Invention As described above, according to the present invention, it is possible to provide a voltage controlled oscillator with a wide variation range of oscillation frequency. or,
According to the present invention, it is not necessary to change the capacitance of the capacitor in the oscillation loop to change the oscillation frequency, and the change in the oscillation frequency with respect to the control voltage can be made linear.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、本発明の一実施例を示す回路図、第2図は従
来の電圧制御型発振器を示す回路図、第3図は第1図の
移相回路(11〉の具体例を示す回路図、第4図は第3
図の説明に供する為のベクトル図、第5図は第1図の説
明に供する為のベクトル図、及び16図は第1図の具体
例を示す回路図である。 (9)・・・差動増幅器、(11)・・・移相回路、(
12)・・・加算回路 (13)・・共振回路。 第 1 図 第2図 V+idl
FIG. 1 is a circuit diagram showing an embodiment of the present invention, FIG. 2 is a circuit diagram showing a conventional voltage controlled oscillator, and FIG. 3 is a specific example of the phase shift circuit (11) shown in FIG. Circuit diagram, Figure 4 is the 3rd
FIG. 5 is a vector diagram for explaining FIG. 1, and FIG. 16 is a circuit diagram showing a specific example of FIG. 1. (9)...Differential amplifier, (11)...Phase shift circuit, (
12)...Addition circuit (13)...Resonance circuit. Figure 1 Figure 2 V+idl

Claims (3)

【特許請求の範囲】[Claims] (1)共振回路が接続された差動増幅器と、該差動増幅
器の出力信号を移相する移相回路と、 前記差動増幅器の出力信号と前記移相回路の出力信号と
を加算する加算回路と、 を備え前記加算回路の出力信号を前記差動増幅器の入力
端子に正帰還させることを特徴とする電圧制御型発振器
(1) A differential amplifier to which a resonant circuit is connected, a phase shift circuit that shifts the phase of the output signal of the differential amplifier, and an addition that adds the output signal of the differential amplifier and the output signal of the phase shift circuit. A voltage controlled oscillator comprising: a circuit for positively feeding back an output signal of the adding circuit to an input terminal of the differential amplifier.
(2)前記移相回路は 前記差動増幅器の出力信号がベースに印加される第1及
び第2差動増幅器からなる二重平衡型差動増幅器と、 前記第1及び第2差動増幅器の動作電流源を差動的に制
御する差動増幅器と、 前記二重平衡型差動増幅器の負荷として接続された移相
手段と、 から構成されることを特徴とする請求項第1項記載の電
圧制御型発振器。
(2) The phase shift circuit includes a double-balanced differential amplifier consisting of a first and a second differential amplifier to which the output signal of the differential amplifier is applied to the base; 2. The amplifier according to claim 1, comprising: a differential amplifier that differentially controls an operating current source; and phase shifting means connected as a load of the double-balanced differential amplifier. Voltage controlled oscillator.
(3)前記移相量αは、90であることを特徴とする請
求項第1項記載の電圧制御型発振器。
(3) The voltage controlled oscillator according to claim 1, wherein the phase shift amount α is 90.
JP1340805A 1989-12-28 1989-12-28 Voltage controlled oscillator Expired - Fee Related JP2573074B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1340805A JP2573074B2 (en) 1989-12-28 1989-12-28 Voltage controlled oscillator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1340805A JP2573074B2 (en) 1989-12-28 1989-12-28 Voltage controlled oscillator

Publications (2)

Publication Number Publication Date
JPH03201706A true JPH03201706A (en) 1991-09-03
JP2573074B2 JP2573074B2 (en) 1997-01-16

Family

ID=18340455

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1340805A Expired - Fee Related JP2573074B2 (en) 1989-12-28 1989-12-28 Voltage controlled oscillator

Country Status (1)

Country Link
JP (1) JP2573074B2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5182554A (en) * 1975-01-16 1976-07-20 Sony Corp KAHENSHUHASUHATSUSHINKAIRO
JPS5544425U (en) * 1978-09-11 1980-03-22

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5182554A (en) * 1975-01-16 1976-07-20 Sony Corp KAHENSHUHASUHATSUSHINKAIRO
JPS5544425U (en) * 1978-09-11 1980-03-22

Also Published As

Publication number Publication date
JP2573074B2 (en) 1997-01-16

Similar Documents

Publication Publication Date Title
US7271622B2 (en) Quadrature voltage controlled oscillators with phase shift detector
US5155455A (en) Am/fm modulator in which am can be converted to fm by vector addition
US6417712B1 (en) Phase shifter using sine and cosine weighting functions
US6400200B2 (en) Semiconductor integrated circuit which generates waveforms which are out of phase with each other
US6535022B2 (en) Frequency doubler circuit having detect-control unit for improving frequency doubling performance
CN101127525A (en) A deviation setting circuit and voltage controlled oscillator
JPH07235874A (en) Oscillator, and synthesizer tuner circuit using and am synchronous detection circuit using the oscillator
JP2871560B2 (en) π / 2 phase shifter
US5734299A (en) Microwave VCO having reduced supply voltage
JPH07176996A (en) Electric current controlled oscillator
US7161437B2 (en) Voltage-controlled oscillator and quadrature modulator
JPS6096001A (en) Voltage controlled oscillator
JPH03201706A (en) Voltage controlled oscillator
JPS6031282B2 (en) crystal tuned voltage controlled oscillator
US4600899A (en) Dual mode crystal phase shift transistor oscillator
JP2600479B2 (en) Voltage controlled oscillator
JPH03192904A (en) Variable frequency oscillator circuit
JPH0287822A (en) Automatic phase control circuit
JPS62145902A (en) Variable frequency oscillation circuit
JP3438951B2 (en) FM radio receiver
JPH0542846B2 (en)
KR0138363B1 (en) Voltage controlling oscillator
JP3348403B2 (en) Oscillator
JPH0758545A (en) Variable frequency oscillator
JPH0787368B2 (en) Externally controlled atomic oscillator

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071024

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081024

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081024

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091024

Year of fee payment: 13

LAPS Cancellation because of no payment of annual fees