JPH03187594A - Packaging information transmission system - Google Patents
Packaging information transmission systemInfo
- Publication number
- JPH03187594A JPH03187594A JP1326902A JP32690289A JPH03187594A JP H03187594 A JPH03187594 A JP H03187594A JP 1326902 A JP1326902 A JP 1326902A JP 32690289 A JP32690289 A JP 32690289A JP H03187594 A JPH03187594 A JP H03187594A
- Authority
- JP
- Japan
- Prior art keywords
- power
- time
- clear
- panel
- rack
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 title claims description 7
- 238000004806 packaging method and process Methods 0.000 title abstract 3
- 238000000034 method Methods 0.000 claims description 5
- 238000001514 detection method Methods 0.000 abstract description 10
- 238000009434 installation Methods 0.000 abstract 1
- 230000001681 protective effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 6
- 230000007257 malfunction Effects 0.000 description 1
Landscapes
- Mounting Of Printed Circuit Boards And The Like (AREA)
- Exchange Systems With Centralized Control (AREA)
- Structure Of Telephone Exchanges (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は実装情報伝達方式に関し、特に架に対しパネル
を挿脱可能な電気通信装置などにおいてパネルの実装状
態を架内の制御部へ伝えるための実装情報伝達方式に関
する。[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a mounting information transmission system, and in particular, to a method for transmitting the mounting state of panels to a control unit in a rack in a telecommunication device or the like in which panels can be inserted into and removed from a rack. Regarding implementation information transmission method.
従来のこの種の実装情報伝達方式では、第2図(a)に
示すごとく、パネル11の実装時にパネル11のグラン
ドが架内の検出回路4に接続するようにしている。パネ
ル1が架に装着されると、第2図(b)に示すごとく、
電源接続されると共に検出回路4の入力端にグランド電
位(G)が接続される(時刻to)、検出回路4は、パ
ネル11からグランド電位を与えられると、架内の制御
部5からパネル11内の制御部3への制御を始動させる
。In this type of conventional mounting information transmission system, as shown in FIG. 2(a), the ground of the panel 11 is connected to the detection circuit 4 in the rack when the panel 11 is mounted. When the panel 1 is mounted on the rack, as shown in Fig. 2(b),
The detection circuit 4 is connected to the power supply and the ground potential (G) is connected to the input terminal of the detection circuit 4 (time to). When the detection circuit 4 is given the ground potential from the panel 11, Control to the control unit 3 inside is started.
上述の従来の実装情報伝達方式では、パネル実装時にす
ぐパネル11の実装情報すなわちグランド電位の出力を
行なうので、パネル11内で、パワーオンクリア回路1
が制御部3のパワーオンクリアを行なっている期間(時
刻t。〜tz)の中でも、制御部5が制御部3への制御
を始動して、パネル11の誤動作をひき起すことが多い
。これを防止するには、検出回路4がパネル11の実装
情報を検出してからある程度の保護期間をおいて、制御
部5が制御部3を制御し始めるような保護手段を設けね
ばならず、装置規模が大形化するという問題点がある。In the conventional mounting information transmission method described above, the mounting information of the panel 11, that is, the ground potential is output immediately upon mounting the panel.
Even during the period (time t. to tz) in which the controller 3 is powering on and clearing the controller 3, the controller 5 often starts controlling the controller 3, causing a malfunction of the panel 11. In order to prevent this, it is necessary to provide a protection means such that the control unit 5 starts controlling the control unit 3 after a certain protection period after the detection circuit 4 detects the mounting information of the panel 11. There is a problem in that the scale of the device increases.
本発明の実装情報伝達方式は、パネルの実装時に接続さ
れる実装情報に応じて前記パネルの動作制御を始動する
架内の制御手段へ、前記実装情報として前記パネル内で
のパワーオンクリア終了を示すタイミング信号を実装時
に接続するようにしたことを特徴とする。The mounting information transmission method of the present invention transmits the power-on clear completion within the panel as the mounting information to the control means in the rack that starts the operation control of the panel according to the mounting information connected when the panel is mounted. The timing signal shown in the figure is connected at the time of mounting.
次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.
第1図(a)及び(b)は本発明の一実施例のブロック
図及び信号タイミング図である。パネル10に電源を投
入した時、(時刻to)、パワーオンクリア回路1の出
力信号はローレベルであり、制御部3のパワーオンクリ
アの終了時(時刻tl)に、ハイレベルになる。この出
力信号をインバータ2を通し、実装情報として架内の検
出回路4に送る。この情報を受けとった検出回路4は、
制御部5から制御部3への制御を始動させる。この時パ
ネル10内の制御部3は、すでにパワーオンクリアが解
除されており、制御可能な状態になっている。FIGS. 1(a) and 1(b) are block diagrams and signal timing diagrams of one embodiment of the present invention. When power is applied to the panel 10 (time to), the output signal of the power-on clear circuit 1 is at a low level, and when the power-on clear of the control section 3 ends (time tl), it becomes a high level. This output signal is sent through the inverter 2 to the detection circuit 4 in the rack as mounting information. The detection circuit 4 that received this information,
Control from the control unit 5 to the control unit 3 is started. At this time, the control section 3 in the panel 10 has already released the power-on clear and is in a controllable state.
以上説明したように本発明は、実装情報としてパワーオ
ンクリア終了のタイミング信号を使用することにより、
架側に保護時間設定手段を設けずに、架内の制御部をパ
ワーオンクリア完了時に制御し始めることができるとい
う効果を有する。As explained above, the present invention uses the power-on clear end timing signal as implementation information to
This has the effect that the control section inside the rack can be started to be controlled when the power-on clear is completed without providing a protection time setting means on the rack side.
第1図(a)及び(b)は本発明の一実施例のブロック
図及び信号タイミング図、第2図(a)及び(b)は従
来方式のブロック図及びタイミング図である。
工・・・パワーオンクリア回路、2・・・インバータ、
3.5・・・制御部、4・・・検出回路、10.17・
・・パネル。FIGS. 1(a) and (b) are a block diagram and signal timing diagram of an embodiment of the present invention, and FIGS. 2(a) and (b) are a block diagram and timing diagram of a conventional system. Engineering: Power-on clear circuit, 2: Inverter,
3.5...Control unit, 4...Detection circuit, 10.17.
··panel.
Claims (1)
ネルの動作制御を始動する架内の制御手段へ、前記実装
情報として前記パネル内でのパワーオンクリア終了を示
すタイミング信号を実装時に接続するようにしたことを
特徴とする実装情報伝達方式。At the time of mounting, a timing signal indicating the end of power-on clear in the panel is connected as the mounting information to a control means in the rack that starts operating control of the panel according to the mounting information connected when the panel is mounted. An implementation information transmission method characterized by the following.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1326902A JPH03187594A (en) | 1989-12-15 | 1989-12-15 | Packaging information transmission system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1326902A JPH03187594A (en) | 1989-12-15 | 1989-12-15 | Packaging information transmission system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH03187594A true JPH03187594A (en) | 1991-08-15 |
Family
ID=18193025
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1326902A Pending JPH03187594A (en) | 1989-12-15 | 1989-12-15 | Packaging information transmission system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH03187594A (en) |
-
1989
- 1989-12-15 JP JP1326902A patent/JPH03187594A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910008906A (en) | Electronic circuit device with earthing protection circuit | |
WO2000041057A3 (en) | Method and apparatus for reducing power consumption | |
JPH03187594A (en) | Packaging information transmission system | |
JP3404723B2 (en) | Inrush current prevention device and method | |
EP0323223B1 (en) | Telephone interface circuit | |
SE8003044L (en) | Inverter for driving an AC motor | |
SE9602679L (en) | Method and arrangement for controlling the operating mode of a subscriber line circuit | |
JPS5392414A (en) | Power source protecting system for pulse motor | |
SU1644283A1 (en) | Device for protection of self-contained inverter | |
JP3025935B2 (en) | Alarm signal mask circuit | |
JP2580673B2 (en) | Power control device | |
JPS5391639A (en) | Power supply system in i/o interface circuit | |
SU1534462A1 (en) | Device for protection of computation process in case of computer failure | |
JP2513032B2 (en) | Microcomputer input control circuit | |
JPS57165278A (en) | Driving system of printing hammer | |
JPH0520767B2 (en) | ||
JPS58170388A (en) | Drive control system for motor | |
JP3147441B2 (en) | Switching power supply controlling semiconductor device and switching power supply device | |
KR100385454B1 (en) | Circuit for preventing malfunction on control system | |
JPS57111717A (en) | Bus control system | |
JPS61208545A (en) | Pulse generator containing microcomputer | |
JPS637131A (en) | Feeding system | |
JPS6273359A (en) | Control circuit of computer system | |
JPS5484444A (en) | Data bus control system | |
JPH05292682A (en) | Power source changing-over system |