JPH03175549A - Detection of memory mis-assignment of data - Google Patents

Detection of memory mis-assignment of data

Info

Publication number
JPH03175549A
JPH03175549A JP1315847A JP31584789A JPH03175549A JP H03175549 A JPH03175549 A JP H03175549A JP 1315847 A JP1315847 A JP 1315847A JP 31584789 A JP31584789 A JP 31584789A JP H03175549 A JPH03175549 A JP H03175549A
Authority
JP
Japan
Prior art keywords
data
memory
address
stored
assignment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1315847A
Other languages
Japanese (ja)
Inventor
Kazuya Tsukioka
月岡 一也
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1315847A priority Critical patent/JPH03175549A/en
Publication of JPH03175549A publication Critical patent/JPH03175549A/en
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To check memory mis-assignment of data throughout without taking time by using a program to detect the memory mis-assignment of data. CONSTITUTION:The program which is stored in a current system memory and detects the memory mis-assignment of data consists of the function which initializes all words in a stand-by system memory, the logical operation function which compares stored contents of a data file read from an external storage device with those of data to be checked, and the display function which stores the address, where the mis-assignment occurs, and displays it after the end of comparison operation, and this program is called by a command form. In this case, all words in the stand-by system memory are initialized, and it is discriminated whether another data is assigned to the address where data in the data file of the external storage device shopuld be stored or not in accordance with the result of the logical operation between this data and data stored in the address of the stand-by system memory of an exchange where this data should be stored. Thus, the memory misassignment of data is checked throughout without taking time.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は交換機の2重化されたメモリに対するデータの
メモリ割り当てミスの検出方式に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for detecting a memory allocation error of data in a duplex memory of an exchange.

〔従来の技術〕[Conventional technology]

従来のこの種のデータのメモリ割り当てミスの検出方式
は、データファイルを稼動系として代用中のメモリにロ
ードして実際に交換機運用ソフトウェアを走らせて発生
する障害やエラーから判断したり、アドレスとデータの
値とを記したデータファイルのリストを使用して人手で
チエツクする方式であった。
Conventional methods for detecting memory allocation errors for this type of data include loading the data file into a substitute memory as the active system and actually running the switch operation software, and determining from the failures and errors that occur, or checking the address and data. The method was to manually check the data using a list of data files containing the values.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のデータのメモリ割り当てミスの検出方式
は、交換機運用ソフトウェアによる方式も、リストを人
手でチエツクする方式のどちらもチエツクに時間がかか
り、またすべてのミスを検出できないおそれがあるので
、運用中の交換機の稼動系メモリ内にデータファイルを
ロードした際に障害が発生して交換動作を損う危険性が
あるという問題点がある。
The conventional methods for detecting data memory allocation errors described above, both the method using switch operation software and the method of checking the list manually, take time to check, and there is a risk that not all mistakes can be detected, so it is difficult to There is a problem in that there is a risk that a failure may occur when a data file is loaded into the active memory of the internal exchange, impairing the exchange operation.

本発明の目的は、稼動系メモリ内に交換機運用プログラ
ムとともにデータのメモリ割り当てミス検出用プログラ
ムを置き、このデータのメモリ割り当てミス検出用プロ
グラムをコマンド形式で呼出して、まず待機系メモリ内
の全ワードを初期設定し、外部記憶装置内のデータファ
イル内のデータと、このデータが記憶されるべき交換機
内の待機系メモリのアドレスに記憶されたデータとを論
理演算した結果から、このデータが本来記憶されるべき
アドレスに対し他のデータも割り当てられているか否か
を判定することにより、データのメモリ割り当てミスを
時間をかけずに、もれなくチエツクできるデータのメモ
リ割り当てミスの検出方式を提供することにある。
An object of the present invention is to place a data memory allocation error detection program together with an exchange operation program in the active memory, and to call this data memory allocation error detection program in a command format to first allocate all words in the standby memory. is initialized and performs a logical operation on the data in the data file in the external storage device and the data stored in the address of the standby memory in the exchange where this data is to be stored. To provide a method for detecting data memory allocation errors that can check for data memory allocation errors without wasting time by determining whether other data is also allocated to an address to which data should be allocated. be.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のデータのメモリ割り当てミスの検出方式は、2
重化されたメモリに対するデータのメモリ割り当てミス
の検出方式において、外部記憶装置に記憶されているデ
ータファイル内のデータの転送を受け記憶する前記2重
化されたメモリの内で待機系として使用しているメモリ
を初期設定するメモリ初期設定手段と、初期設定された
待機系として使用している前記メモリの記憶内容と前記
データファイル内のデータとの同一アドレスの記憶内容
とを順々に比較する記憶内容比較手段と、前記記憶内容
比較手段で検出した前記メモリの割り当てミスのアドレ
スを記憶する割り当てミスアドレス記憶手段と、全アド
レスの比較動作終了後前記割り当てミスのアドレス記憶
手段の記憶した割り当てミスのアドレスを入出力装置に
表示する表示手段とを有する構成である。
The data memory allocation error detection method of the present invention is as follows:
In a method for detecting a memory allocation error of data in a duplicated memory, a memory that is used as a standby system in the duplicated memory that transfers and stores data in a data file stored in an external storage device is provided. A memory initialization means for initializing a memory that is used as a standby system, and a memory initialization means that sequentially compares the storage contents of the initialized memory used as a standby system and the storage contents of the same address as the data in the data file. storage content comparison means; an allocation error address storage unit for storing the address of the memory allocation error detected by the storage content comparison unit; and an allocation error address stored in the allocation error address storage unit after the comparison operation of all addresses is completed This configuration includes display means for displaying the address of the input/output device on the input/output device.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例の流れ図である。FIG. 1 is a flow diagram of one embodiment of the present invention.

稼動系ケモリ内に置かれた、データのメモリ割り当てミ
スの検出プログラムは、待機系メモリ内の全ワードの初
期設定機能と、外部記憶装置からのデータファイル読出
し被チエツクデータとの記憶内容を比較する論理演算機
能と、割り当てミスの生じたアドレスを記憶し比較動作
終了後表示する表示機能とから構成され、コマンド形式
で呼出される。
The data memory allocation error detection program placed in the active system memory compares the initial setting function of all words in the standby system memory with the stored contents of the data file read from the external storage device and checked. It consists of a logical operation function and a display function that stores the address where an assignment error has occurred and displays it after the comparison operation is completed, and is called in the form of a command.

次に動作について説明する。Next, the operation will be explained.

まず、ステップ(以下Sと記す)1で2重化されたメモ
リの内の待機系として使用しているメモリを全ワード「
OJによる初期設定を行う。次に82で外部記憶装置か
らデータファイル読出しがすべて終了したかどうかを判
断し、未終了であればS3で外部記憶装置からのセグメ
ント単位でのデータとアドレス情報との読込みを行い、
S4で読込んだセグメント内の最初の被チエツクデータ
1ワードとアドレス情報との取出しを行う。次に85で
被チエツクが記憶されるべきメモリのアドレスの値に対
応した待機系メモリ内のデータ1ワードを取出し、S6
で取出したデータ1ワードの値が「O」か否かを判断し
、「O」であれば被チエツクデータが記憶されるべきメ
モリのアドレスにデータが初めて読込まれたことを示す
ので正常と判断される。この場合は、S7で被チエツク
と被チエツクデータとが記憶されるべきメモリのアドレ
スの値に対応した待機系メモリ内のデータとのナンドに
よる論理演算を行い、S8で論理演算結果のデータの被
チエツクデータが記憶されるべきメモリの待機系のアド
レスへのセーブを行う。この後、S9で外部記憶装置か
ら読込んだセグメント内の全データのチエツクが終了し
たかの判断を行い、未終了ならば、S10で読込んだセ
グメント内の次の被チエツク1ワードとアドレス情報の
取出しを行い、再度S5に戻り被チエツクが記憶される
べきメモリのアドレスの値に対応した待機系メモリ内の
データ1ワードの取り出し処理を行い、吹下前述の動作
を繰返す。
First, in step (hereinafter referred to as S) 1, all words of the memory used as a standby system among the duplicated memories are
Perform initial settings using OJ. Next, in step 82, it is determined whether all data file reading has been completed from the external storage device, and if it has not been completed, data and address information are read in segments from the external storage device in step S3.
The first word of checked data and address information in the segment read in S4 are extracted. Next, in step 85, one word of data in the standby memory corresponding to the value of the address of the memory where the checked object is to be stored is retrieved, and in step S6
Determine whether the value of one word of data retrieved is "O" or not, and if it is "O", it is determined to be normal because it indicates that the data has been read for the first time to the memory address where the checked data is to be stored. be done. In this case, in S7, a logical operation is performed using NAND with the data in the standby memory corresponding to the value of the address of the memory where the checked data and the checked data are to be stored, and in S8, the logical operation is performed on the data as a result of the logical operation. The check data is saved to a standby address in the memory where it is to be stored. After that, in S9, it is determined whether all data in the segment read from the external storage device has been checked, and if not, the next checked word and address information in the segment read in S10 are checked. Then, the process returns to S5 again to retrieve one word of data in the standby memory corresponding to the value of the address of the memory where the checked item is to be stored, and the above-described operation is repeated.

又、S9で読込んだセグメント内の全データのチエツク
が終了したと判断した場合は、S2に戻り外部記憶装置
からのデータファイル読出しがすべて終了したかどうか
の判断を行う。
If it is determined in S9 that checking of all data in the read segment has been completed, the process returns to S2 and it is determined whether all data file reading from the external storage device has been completed.

S6で被チエツクデータが記憶されるべきメモリのアド
レスの値に対応した待機系メモリ内のデータ1ワードの
値か「0」でないと判断されれば、被チエツクデータが
記憶されるべきメモリのアドレスにデータが既に読込ま
れていたことを示すので異常と判断され、この場合はS
12で被チエツクデータが記憶されるべきメモリのアド
レス情報のデータのメモリ割り当てミス検出用ソフトウ
ェアのワークエリアへのセーブを行い、次に313でこ
の被チエツクデータ1ワード内のすべてのビットの値は
rl」か否かの判断を行い、すべてのビットの値が「1
」なければ、S7の被チエツクデータと被チエツクデー
タが記憶されるべきメモリのアドレスの値に対応した待
機系メモリ内のデータとのナンドによる論理演算処理に
戻る。
If it is determined in S6 that the value of one word of data in the standby memory corresponding to the value of the address of the memory where the data to be checked is to be stored is not "0", the address of the memory where the data to be checked is to be stored. This indicates that the data has already been read in, so it is judged as abnormal, and in this case, S
At step 12, the address information of the memory where the checked data is to be stored is saved in the work area of the memory allocation error detection software, and then at step 313, the values of all the bits in one word of the checked data are rl" and all bit values are "1".
If not, the process returns to step S7, which is a logical operation using NAND between the data to be checked and the data in the standby memory corresponding to the value of the address of the memory where the data to be checked is to be stored.

前述の813で被チエツク1ワード内のすべてのビット
の値は「1」か否かの判断を行った結果、すべてのビッ
トの値が「1」であれば、S14でこの被チエツクデー
タが記憶されるべきメモリの待機系のアドレスに被チエ
ツクデータをセーブし、S9に戻り読込んだセグメント
内の全データのチエツクが終了したか否かの判断を行う
As a result of determining whether the values of all bits in one word to be checked are "1" in the above-mentioned 813, if the values of all bits are "1", this data to be checked is stored in S14. The data to be checked is saved at a standby address in the memory to be checked, and the process returns to S9 to determine whether all data in the read segment has been checked.

前述した各動作を繰返し、S2で外部記憶装置からのデ
ータファイル読出しがすべて終了したと判断した場合は
、Sllでワークエリアにセーブされた割り当てミスの
アドレス情報を入出力装置に表示し、すべての処理を終
了する。
After repeating the above-mentioned operations, if it is determined in S2 that all data file reading from the external storage device has been completed, the SLL displays the address information of the misassigned address saved in the work area on the input/output device, and all Finish the process.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、稼動系メモリ内に交換機
運用プログラムとともにデータのメモリ割り当てミス検
出用プログラムを置き、このデータのメモリ割り当てミ
ス検出用プログラムをコマンド形式で呼出して、まず待
機系メモリ内の全ワードを初期設定し、外部記憶装置内
のデータファイル内のデータと、このデータが記憶され
るべき交換機内の待機系メモリのアドレスに記憶された
データとを論理演算した結果から、このデータが本来記
憶されるべきアドレスに対し他のデータも割り当てられ
ているか否かを判定することにより、データのメモリ割
り当てミスを時間をかけずに、もれなくチエツクできる
効果がある。
As explained above, the present invention places a data memory allocation error detection program in the active memory together with a switch operation program, calls this data memory allocation error detection program in command format, and first stores the data memory allocation error detection program in the standby memory. This data is initialized by initializing all words of the data file, and performs a logical operation on the data in the data file in the external storage device and the data stored in the address of the standby memory in the exchange where this data is to be stored. By determining whether other data is also allocated to the address where the data should originally be stored, it is possible to check for memory allocation errors without wasting time.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明は一実施例の流れ図である。 FIG. 1 is a flow chart of one embodiment of the present invention.

Claims (1)

【特許請求の範囲】[Claims] 2重化されたメモリに対するデータのメモリ割り当てミ
スの検出方式において、外部記憶装置に記憶されている
データファイル内のデータの転送を受け記憶する前記2
重化されたメモリの内で待機系として使用しているメモ
リを初期設定するメモリ初期設定手段と、初期設定され
た待機系として使用している前記メモリの記憶内容と前
記データファイル内のデータとの同一アドレスの記憶内
容とを順々に比較する記憶内容比較手段と、前記記憶内
容比較手段で検出した前記メモリの割り当てミスのアド
レスを記憶する割り当てミスアドレス記憶手段と、全ア
ドレスの比較動作終了後前記割り当てミスのアドレス記
憶手段の記憶した割り当てミスのアドレスを入出力装置
に表示する表示手段とを有することを特徴とするデータ
のメモリ割り当てミスの検出方式。
In the method for detecting a memory allocation error of data in a duplicated memory, the above-mentioned method 2 transfers and stores data in a data file stored in an external storage device.
A memory initial setting means for initializing a memory used as a standby system among the duplicated memories, and a storage content of the initialized memory used as a standby system and data in the data file. storage content comparison means for sequentially comparing the storage contents of the same address of the memory content comparison means; misallocation address storage means for storing the address of the memory allocation error detected by the storage content comparison means; and completion of the comparison operation for all addresses. 1. A method for detecting a memory allocation error of data, further comprising display means for displaying an address of an allocation error stored in the address storage means of an allocation error on an input/output device.
JP1315847A 1989-12-04 1989-12-04 Detection of memory mis-assignment of data Pending JPH03175549A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1315847A JPH03175549A (en) 1989-12-04 1989-12-04 Detection of memory mis-assignment of data

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1315847A JPH03175549A (en) 1989-12-04 1989-12-04 Detection of memory mis-assignment of data

Publications (1)

Publication Number Publication Date
JPH03175549A true JPH03175549A (en) 1991-07-30

Family

ID=18070300

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1315847A Pending JPH03175549A (en) 1989-12-04 1989-12-04 Detection of memory mis-assignment of data

Country Status (1)

Country Link
JP (1) JPH03175549A (en)

Similar Documents

Publication Publication Date Title
US5159671A (en) Data transfer unit for small computer system with simultaneous transfer to two memories and error detection and rewrite to substitute address
US5206948A (en) Bus monitor with means for selectively capturing trigger conditions
KR100316981B1 (en) Microcomputer provided with flash memory and method of storing program into flash memory
JPH06223002A (en) Test circuit of microprocessor memory
US4623962A (en) Register control processing system
US5142673A (en) Bus monitor with dual port memory for storing selectable trigger patterns
JP3222083B2 (en) Shared memory controller
JPH03252993A (en) Information writing device for e2prom
JP3192354B2 (en) Computer system retry processor
JPH03175549A (en) Detection of memory mis-assignment of data
JP3019346B2 (en) Data processing device
JPS6010332B2 (en) Duplicate use check device for output instructions
JPH0395653A (en) Address error detecting method for data storage device
JPH04281541A (en) Writing system to storage device with writing number of time restraint
JP2000132432A (en) Memory dump system for parallel nodes
JPH0820933B2 (en) Data writing method and device
JPH03127241A (en) Memory control method for paging virtual storage system
JPH0341538A (en) Main storage device
JPH04236644A (en) Cache memory diagnostic system
JP2635777B2 (en) Programmable controller
JPS63123140A (en) History information storage device
JPS59106017A (en) Testing of input/output controller
JPH0553845A (en) System for transferring information between file memories
JPH043226A (en) Arithmetic processor
JPH07244613A (en) Dual-memory control method