JPH031714A - Pulse generating circuit - Google Patents

Pulse generating circuit

Info

Publication number
JPH031714A
JPH031714A JP13633389A JP13633389A JPH031714A JP H031714 A JPH031714 A JP H031714A JP 13633389 A JP13633389 A JP 13633389A JP 13633389 A JP13633389 A JP 13633389A JP H031714 A JPH031714 A JP H031714A
Authority
JP
Japan
Prior art keywords
switch
voltage
circuit
fet
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13633389A
Other languages
Japanese (ja)
Other versions
JP2697141B2 (en
Inventor
Akihiko Iwata
明彦 岩田
Hiroshi Ito
寛 伊藤
Tatsuki Okamoto
達樹 岡本
Yoshihiro Ueda
植田 至宏
Shinji Murata
信二 村田
Takashi Kumagai
隆 熊谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP1136333A priority Critical patent/JP2697141B2/en
Publication of JPH031714A publication Critical patent/JPH031714A/en
Application granted granted Critical
Publication of JP2697141B2 publication Critical patent/JP2697141B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S3/00Lasers, i.e. devices using stimulated emission of electromagnetic radiation in the infrared, visible or ultraviolet wave range
    • H01S3/09Processes or apparatus for excitation, e.g. pumping
    • H01S3/097Processes or apparatus for excitation, e.g. pumping by gas discharge of a gas laser

Abstract

PURPOSE:To obtain permanent service life and to improve the stability and reliability by constituting a switch with series connection of semiconductors and conducting the switch when an overvoltage is generated across each semiconductor and by interrupting the high voltage power supply. CONSTITUTION:Plural FETs 8 being components of a switch are connected in series and the voltage across each FET 8 is detected by a 1st detection circuit 9 and the entire voltage of the switch is detected by a 2nd detection circuit 10. When an overvoltage is applied to the entire switch and the FET 8 due to fluctuation of power voltage or circuit trouble and exceeds a reference voltage set by the detection circuits 9, 10, a high signal is inputted to a protection circuit 11 to conduct the FET 8 forcibly through an OR circuit 13, then destruction of the FET 8 due to breakdown over is prevented. Simultaneously, since a high voltage power supply 1 is interrupted, the secondary defect such as power supply short-circuit due to switch conduction is prevented. Thus, the service life is permanent, and a pulse generating switch high stability and reliability is obtained.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、パルスレーザ−等に使用されるパルス発生
回路を形成する高電圧高電流のスイッチに関するもので
ある。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a high-voltage, high-current switch forming a pulse generation circuit used in a pulsed laser or the like.

〔従来の技術〕[Conventional technology]

第4図は、例えば雑誌r C0PPERVAPORLA
SER5C〇八伍OF AGE J (LASERFO
CUS、 JULY、 1982 )に記載された、従
来の銅蒸気レーザ用のパルス発生回路である。以下、こ
の発明に関する記載は銅蒸気レーザ用のパルス発生回路
を例に取り、説明を行う。
Figure 4 shows, for example, the magazine r C0PPERVAPORLA
SER5C〇85 OF AGE J (LASERFO
CUS, JULY, 1982) is a pulse generation circuit for a conventional copper vapor laser. Hereinafter, the present invention will be described using a pulse generation circuit for a copper vapor laser as an example.

第4図Iこおいて、(1)は高圧電源、(2]は充電用
リアクトル、(3)は充電用ダイオード、(4)は充放
電を行う主コンデンサ、(5)は充電用抵抗、(6)は
サイラトロンスイッチ、(7)はレーザチューブである
In Figure 4 I, (1) is a high voltage power supply, (2) is a charging reactor, (3) is a charging diode, (4) is a main capacitor for charging and discharging, (5) is a charging resistor, (6) is a thyratron switch, and (7) is a laser tube.

次に動作について説明する。高圧電源(1)から発生さ
れる高圧電圧(数KV〜数十KV)は、リアクトル(2
)、ダイオード(3]さらには充電用抵抗(5)をとお
って、主コンデンサ(4)に充電される。次にサイラト
ロンスイッチ(6)が導通すると、主コンデンサ(4)
に蓄えられた電圧は、サイラトロンスイッチ(6)を通
りレーザチューブ(7)に印加される。その際レーザチ
ューブ(7)のインピーダンスは充電用抵抗(5)の抵
抗値より大福に小さくなるため、サイラトロンスイッチ
(6目ζ流れる電流は主としてレーザチューブ(7)に
流れることで、レーザチューブ(7)が励起され、レー
ザ発振を生ずる。
Next, the operation will be explained. The high voltage (several KV to tens of KV) generated from the high voltage power supply (1) is transferred to the reactor (2
), the main capacitor (4) is charged through the diode (3) and the charging resistor (5).Next, when the thyratron switch (6) becomes conductive, the main capacitor (4)
The voltage stored in is applied to the laser tube (7) through the thyratron switch (6). At this time, the impedance of the laser tube (7) is significantly smaller than the resistance value of the charging resistor (5), so the current flowing through the thyratron switch (6th ζ) mainly flows through the laser tube (7). ) is excited and produces laser oscillation.

一般に銅蒸気レーザの場合、より急峻なパルス電圧をレ
ーザチューブ(7)に印加すれば、より高いレーザ出力
が冑られるのでスイッチとして使用すれるサイラトロン
スイッチ(6)Iこは数tonsecのスイッチングが
要求される。
Generally, in the case of a copper vapor laser, if a steeper pulse voltage is applied to the laser tube (7), a higher laser output is achieved, so a thyratron switch (6) used as a switch requires switching of several tons. be done.

〔発明が解決しようとする課題] 以上のようζこ銅蒸気レーザ等に用いられた従来ノハル
ス発生回路においては、レーザチューブ(7)に供給す
るパルス電圧をより急峻1こしてレーザ効率のアップを
図るため、パルス発生回路に使用されるスイッチには、
大電力用で数10nSeCでスイッチングオンが可能な
サイラトロンスイッチ(6)が用いられていた。しかし
、サイラトロンスイッチ(6)は真空管であるため、有
限の寿命を持ち、頻繁に交換する必要があった。またサ
イラトロンスイッチ(6)が手作り品であるため、レー
ザ効率に影響する電流の立ち上がりやスイッチング時間
に個々のバラツキがある等、品質の安定性に問題があっ
た。
[Problems to be Solved by the Invention] As described above, in the conventional Nohalus generation circuit used in ζ-copper vapor lasers, etc., the pulse voltage supplied to the laser tube (7) is made steeper to increase laser efficiency. In order to achieve this, the switches used in the pulse generation circuit are
A thyratron switch (6) was used for high power and capable of switching on at several tens of nSeC. However, since the thyratron switch (6) is a vacuum tube, it has a finite lifespan and must be replaced frequently. Furthermore, since the thyratron switch (6) is handmade, there are problems with quality stability, such as individual variations in current rise and switching time, which affect laser efficiency.

この発明は上記のような問題点を解消するためになされ
たもので、寿命がなく、また安定性、信頼性の高いパル
ス発生用スイッチを得ることを目的とする。
This invention was made to solve the above-mentioned problems, and aims to provide a pulse generation switch that has no lifespan and is highly stable and reliable.

〔課題を解決するための手段〕[Means to solve the problem]

この発明に係るパルス発生回路はスイッチを半導体によ
る直列接続により構成し、かつ半導体のの電圧を検出し
て異常時Iこスイッチを導通させ、また高゛祇圧電源を
遮断するようにしたものである。
The pulse generating circuit according to the present invention has a switch configured by connecting semiconductors in series, and detects the voltage of the semiconductor to turn on the switch in the event of an abnormality and to cut off the high voltage power supply. be.

〔作用〕[Effect]

この発明に係るパルス発生回路はスイッチが半導体の直
列接続により構成され、各半導体に過大電圧が印加され
た時に、このスイッチを導通させ、かつ高圧電源を遮断
するようにしたため、半導体の過電圧lこよる破Qを防
止でき、寿命レスで、安定性の高いパルス発生回路を供
給できる。
In the pulse generating circuit according to the present invention, the switch is constructed by connecting semiconductors in series, and when an excessive voltage is applied to each semiconductor, the switch is made conductive and the high voltage power supply is cut off. It is possible to prevent the damage caused by Q, and to provide a highly stable pulse generation circuit with short life span.

〔実施例〕〔Example〕

以下この発明の一実施例を図について説明する。 An embodiment of the present invention will be described below with reference to the drawings.

第1区(こおいて、(8)はFET 1(9)はFET
の両端の電圧を検出する第1の検出回路、叫はスイッチ
全体の電圧を検出する第2の検出回路、σのは保護回路
、四は信号発生回路、a4は第1のOR回路である。
Section 1 (Here, (8) is FET 1 (9) is FET
The first detection circuit detects the voltage across both ends of the switch, the second detection circuit detects the voltage across the entire switch, the protection circuit σ, the signal generation circuit 4, and the first OR circuit a4.

第2図は第1図中の第2の検出回路αqの一実施例であ
り、(14a)、 (14b)は分圧抵抗、卯は比較器
、σQはフリップフロップである。第3図は第1図中の
保護回路aυの一実施例であり、aηは第2のOR回路
である。
FIG. 2 shows an embodiment of the second detection circuit αq in FIG. 1, in which (14a) and (14b) are voltage dividing resistors, rabbit is a comparator, and σQ is a flip-flop. FIG. 3 shows an embodiment of the protection circuit aυ in FIG. 1, and aη is a second OR circuit.

次に動作について説明する。スイッチの安定性を向上さ
せ、かつ寿命レスとするためには、真空管であるサイラ
トロンを半導体化することが要求される。サイシトロン
が実現してきたような数KV〜数10KV、数10 n
5ecのスイッチングを可能とする単一の半導体は、現
在存在し得ない。数10nSeCのスイッチングを実現
する半導体のFET等は耐圧が最大でもI KV程度し
か無いため、数KV〜数10KV0″)耐圧を得るため
にはFET等の高速半導体の複数個の直列接続が必要と
なる。しかしながら、高速半導体の直列接続にてスイッ
チを構成した場合、電源電圧の変動や回路の誤動作等に
よる異常時に、スイッチや半導体に過大電圧が発生する
と、サイラトロンで見られたような自爆による自動保良
は働かず、半導体が耐圧オーバにより破壊してしまう恐
れがある。
Next, the operation will be explained. In order to improve the stability of the switch and shorten its lifespan, it is necessary to convert the thyratron, which is a vacuum tube, into a semiconductor. Several KV to several 10 KV, several 10 n as achieved by Cycitron
A single semiconductor capable of 5ec switching cannot currently exist. Semiconductor FETs, etc. that achieve switching of several tens of nSeC have a maximum withstand voltage of only about I KV, so in order to obtain a withstand voltage of several KV to several tens of KV0'', it is necessary to connect multiple high-speed semiconductors such as FETs in series. However, if a switch is constructed by connecting high-speed semiconductors in series, if an overvoltage occurs in the switch or semiconductor due to abnormality due to fluctuations in power supply voltage or malfunction of the circuit, automatic self-destruction as seen in the Thyratron may occur. The protection will not work, and there is a risk that the semiconductor will be destroyed due to overvoltage breakdown.

そこで、この発明では第1図に示すように、FET (
8)は複数個直列に接続されており、全体で数KV〜数
10KVの耐圧を有しているが、各FET (g)の両
端の電圧を第1の検出回路(9)で検出し、かつスイッ
チ全体の電圧を第2の検出回路αQで検出する。
Therefore, in this invention, as shown in FIG.
A plurality of FETs (8) are connected in series and have a withstand voltage of several KV to several tens of KV as a whole, but the voltage across each FET (g) is detected by the first detection circuit (9), And the voltage across the entire switch is detected by the second detection circuit αQ.

第2図にしめさOるように、第2の検出回路σQで検出
された信号は分圧抵抗(14a)、 (14b)にて分
圧され、さらに基準電圧VREFと比敷される。その結
果VREFが小さければ、比較器qりが信号HIGHを
出力しフリップフロップσQがHIGHとなりその信号
を保護回路(ロ)に入力する。同様な構成となっている
第1の検出回路(9)の出力信号も保護回路qυに入力
される。保・護回路四に入力された信号は第3図に示さ
れるような第2のOR回路で処理され、第1のOR回路
醤と、入力信号がHIGHの時に5断する高圧電源(1
)に入力される。信号発生回路0′3からは、通常動作
時の導通信号を発生し、この信号を第1のOR回回路側
1入力する。また、上記基準電圧は第1の検出回路(9
)ではFET (8)の耐圧を分圧した値付近、第2の
検出回路(1Gではスイッチの耐圧を分圧した値付近を
ζ設定しである。
As shown in FIG. 2, the signal detected by the second detection circuit σQ is divided by voltage dividing resistors (14a) and (14b), and further compared with the reference voltage VREF. As a result, if VREF is small, the comparator q outputs a signal HIGH, the flip-flop σQ becomes HIGH, and the signal is input to the protection circuit (b). The output signal of the first detection circuit (9) having a similar configuration is also input to the protection circuit qυ. The signal input to the protection/protection circuit 4 is processed by a second OR circuit as shown in FIG.
) is entered. The signal generating circuit 0'3 generates a conductive signal during normal operation, and this signal is inputted to the first OR circuit side. Further, the reference voltage is applied to the first detection circuit (9
), ζ is set around the value obtained by dividing the withstand voltage of the FET (8), and the second detection circuit (for 1G, ζ is set around the value obtained by dividing the withstand voltage of the switch).

上記のような構成により、例えば電源電圧の変動や、回
路トラブル等によりスイッチ全体および、FETに過大
電圧が印加しても、第1の検出回路(9)および第2の
検出回路叫で設定された基準電圧を越えれば自動的に保
護回路qυにHIGH信号が入力され、第1のOR回路
斡を通してFET (a)を強制的に導通させることが
できる。その結果、FET(8)の耐圧オーバによる破
壊は防止できる。さらに同時に高圧電源(1)も遮断す
るため、スイッチ導通による電源短絡などの2次的災害
も防止できる。
With the above configuration, even if an excessive voltage is applied to the entire switch and FET due to fluctuations in the power supply voltage or circuit trouble, the first detection circuit (9) and the second detection circuit will be able to set the voltage. When the reference voltage exceeds the reference voltage, a HIGH signal is automatically input to the protection circuit qυ, and the FET (a) can be forcibly made conductive through the first OR circuit. As a result, destruction of the FET (8) due to overvoltage resistance can be prevented. Furthermore, since the high-voltage power supply (1) is also cut off at the same time, secondary disasters such as short circuits of the power supply due to switch conduction can be prevented.

なお、上記実施例では第2の検出回路QOにてスイッチ
全体の電圧を検出しているが、信頼性は低くなるが、第
2の検出回路αQを設けず、第1の検出回路(9)のみ
で過電圧を検出してもよい。
In the above embodiment, the voltage of the entire switch is detected by the second detection circuit QO, but the reliability is lowered, but the second detection circuit αQ is not provided, and the first detection circuit (9) is used. Overvoltage may be detected only by

また、上記実施例では半導体にFETを用いたが、SI
T 、 IGBT 、 S Iサイリスタ、トランジス
タ、サイリスタ等でも構わない。
In addition, although FET was used as the semiconductor in the above embodiment, SI
It may be a T, IGBT, SI thyristor, transistor, thyristor, etc.

6名ご鴫の勢υ表) 以上のように、この発明によれば高圧電源から主コンデ
ンサに高圧電圧を充電し、上記主コンデンサの電圧をス
イッチを通して負荷に供給するパルス発生回路において
、上記スイッチを半導体の直列接続にて構成し、各半導
体の両端にかかる電圧を検出して、過電圧が発生した場
合にスイッチを導通させ、かつ上記高圧電源を遮断する
ようにしたので、寿命レスかつ安定性、信頼性が高い装
置を提供できる効果がある。
As described above, according to the present invention, in a pulse generating circuit that charges a high voltage from a high voltage power source to a main capacitor and supplies the voltage of the main capacitor to a load through a switch, the switch is configured by connecting semiconductors in series, detects the voltage applied to both ends of each semiconductor, and when an overvoltage occurs, the switch is made conductive and the high voltage power supply is cut off, so it has a short lifespan and is stable. This has the effect of providing a highly reliable device.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの発明の一実施例によるパルス発生回路を示
す構成図、第2図はこの発明の一実施例に係る第2の検
出回路を示す回路図、第3図はこの発明の一実施例に係
る保護回路を示す回路図、及び第4図は従来のパルス発
生回路を示す回路構成図である。 (1)は高圧電源、(4Jは主コンデンサ、(7)はレ
ーザチューブ、(8)はFET 、 (9)は第1の検
出回路、回は保護回路、(ロ)は信号発生回路である。 なお、図中、同一符号は同一、又は相当部分を示す。
FIG. 1 is a block diagram showing a pulse generation circuit according to an embodiment of the invention, FIG. 2 is a circuit diagram showing a second detection circuit according to an embodiment of the invention, and FIG. 3 is an embodiment of the invention. FIG. 4 is a circuit diagram showing a protection circuit according to an example, and FIG. 4 is a circuit configuration diagram showing a conventional pulse generation circuit. (1) is the high voltage power supply, (4J is the main capacitor, (7) is the laser tube, (8) is the FET, (9) is the first detection circuit, is the protection circuit, and (b) is the signal generation circuit. In addition, in the figures, the same reference numerals indicate the same or equivalent parts.

Claims (1)

【特許請求の範囲】[Claims] 高圧電源から主コンデンサに高圧電圧を充電し、上記主
コンデンサの電圧をスイッチを通して負荷に供給するパ
ルス発生回路において、上記スイッチを複数の半導体の
直列接続により構成すると共に、上記各半導体の両端に
発生する電圧を検出する検出回路、及びこの検出回路か
らの出力が基準値以上の時、上記各半導体に導通信号を
出力し、かつ上記高圧電源を遮断する保護回路を備えた
ことを特徴とするパルス発生回路。
In a pulse generation circuit that charges a high-voltage voltage from a high-voltage power supply to a main capacitor and supplies the voltage of the main capacitor to a load through a switch, the switch is configured by connecting multiple semiconductors in series, and the voltage is generated at both ends of each semiconductor. a detection circuit for detecting the voltage at which the voltage is applied; and a protection circuit for outputting a conductive signal to each of the semiconductors and shutting off the high voltage power supply when the output from the detection circuit is equal to or higher than a reference value. generation circuit.
JP1136333A 1989-05-30 1989-05-30 Pulse generation circuit Expired - Lifetime JP2697141B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1136333A JP2697141B2 (en) 1989-05-30 1989-05-30 Pulse generation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1136333A JP2697141B2 (en) 1989-05-30 1989-05-30 Pulse generation circuit

Publications (2)

Publication Number Publication Date
JPH031714A true JPH031714A (en) 1991-01-08
JP2697141B2 JP2697141B2 (en) 1998-01-14

Family

ID=15172767

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1136333A Expired - Lifetime JP2697141B2 (en) 1989-05-30 1989-05-30 Pulse generation circuit

Country Status (1)

Country Link
JP (1) JP2697141B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6304475B1 (en) 1998-06-16 2001-10-16 Mitsubishi Denki Kabushiki Kaisha Switching power supply for gas laser
US6865837B2 (en) * 1999-02-23 2005-03-15 Intercraft Company Album page

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0266471A (en) * 1988-08-31 1990-03-06 Furukawa Electric Co Ltd:The Loading test device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0266471A (en) * 1988-08-31 1990-03-06 Furukawa Electric Co Ltd:The Loading test device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6304475B1 (en) 1998-06-16 2001-10-16 Mitsubishi Denki Kabushiki Kaisha Switching power supply for gas laser
US6865837B2 (en) * 1999-02-23 2005-03-15 Intercraft Company Album page

Also Published As

Publication number Publication date
JP2697141B2 (en) 1998-01-14

Similar Documents

Publication Publication Date Title
EP0174164B1 (en) A pulse generator
EP0680147B1 (en) Semiconductor power module and power conversion device
US5200878A (en) Drive circuit for current sense igbt
US20050018726A1 (en) Diode laser configuration with a plurality of diode lasers that are electrically connected in series
US5376854A (en) Device for detecting failure in piezoelectric apparatus
US3729655A (en) Protective circuit arrangement for a switching transistor in an inductive load circuit
US5331234A (en) Solid state switch
JPH04229016A (en) Large current 1/4 bridge circuit
US20210135662A1 (en) A protection arrangement for an mmc-hvdc sub-module
JPH08116677A (en) Trouble correction of power conversion circuit
JPH031714A (en) Pulse generating circuit
CN110620370B (en) Safety design for DC-side capacitor
EP0088411A2 (en) Optical gate signal generating apparatus and thyristor converter apparatus including the same
US4020397A (en) Parallel transistor protection circuit
CA2423162C (en) Power rectifier with power supply cut-off means
JPS5826526A (en) Overvoltage protecting circuit
JPS647360B2 (en)
JPH05102571A (en) High voltage pulse generator
JPH0316416A (en) Pulse generating circuit
JP4020305B2 (en) Test equipment
JP2875081B2 (en) Pulse generator for pulse laser
KR20190127111A (en) Fast current limiting device having simplified structure
JP2820563B2 (en) Pulse generator for pulse laser
JP2021170893A (en) Cutoff device
US6815909B2 (en) Circuit arrangement for generating a high voltage

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080919

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080919

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090919

Year of fee payment: 12

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090919

Year of fee payment: 12