JPH0315848A - Exposing method and production of mask - Google Patents

Exposing method and production of mask

Info

Publication number
JPH0315848A
JPH0315848A JP1149610A JP14961089A JPH0315848A JP H0315848 A JPH0315848 A JP H0315848A JP 1149610 A JP1149610 A JP 1149610A JP 14961089 A JP14961089 A JP 14961089A JP H0315848 A JPH0315848 A JP H0315848A
Authority
JP
Japan
Prior art keywords
manufacturing
branched
shape
photoresist
mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1149610A
Other languages
Japanese (ja)
Inventor
Tadao Kaneko
金子 忠男
Hiroaki Inoue
宏明 井上
Kunio Aiki
相木 国男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP1149610A priority Critical patent/JPH0315848A/en
Publication of JPH0315848A publication Critical patent/JPH0315848A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To faithfully transfer wiring circuits of a branch shape and to prevent the leakage of light to parts exclusive of a prescribed waveguide by exchanging plural sheets of masks so as to avoid the interference of light, successively executing exposing, then developing and processing. CONSTITUTION:A substrate 1 is formed by using n type InP and an InGaAsP layer is grown thereon, then an InP layer 3 is grown as a clad layer thereon. An InGaAsP layer 4 is grown as a cap layer thereon. Zn is diffused to form a shape 5 and after this part is made into a p type, a negative resist is applied thereon and is exposed by using the 1st mask 6. The resist is then exposed by using the 2nd mask 7 without being developed and is thereafter subjected to the development, by which the Y-shaped photomask having no dulling is formed in the branch part 8. The faithful transfer of the desired shape is possible in this way and the optical switch which suppresses the leakage of the light to the parts exclusive of the prescribed waveguide is obtd.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はホトレジストの露光方法において,必要となる
製品形状あるいは原マスク形状を所望の形状に忠実に作
製する方法に関する. 〔従来の技術〕 従来の光スイッチ装置はエレクトロニクス・レターズ,
第20巻,Na6 (1984年)第228〜第229
頁(Elaetronics Lettar 1 9 
8 4voQ,20.Nn6,pp228〜229)に
おいて述べられているように、光の分岐部の分岐した導
波路幅は分岐部および、その先でも同一の幅で構成され
ており,分岐部での光の漏洩に対して特に対策はなされ
ていなかった.我々はこれに対して対策を施した光スイ
ッチ装置について述べる.なおこの種の装置として関連
するものには電子情報学会誌(昭62年)967が挙げ
られる.〔発明が解決しようとする課題〕 上記従来技術はホトレジストによる原マスクパターンの
l1法および配線線路の製法では分岐部に光の干渉によ
る鈍りが生じ、これが原因で光スイッチに電圧を印加し
ない状態のとき、光が所定の導波路以外の導波路に洩れ
るという問題が生じた.本発明の目的はホトレジストに
よる原マスクパターンの製法および配線線路の製法で、
分岐部の鈍りを防止するために、分岐形状を構成する配
線線路を所望の形状に忠実に転写し,所定の導波路以外
に光が洩れる現像を抑制した光スイッチ等を提供するこ
とにある. 〔課題を解決するための手段〕 上記目的を達成するためには分岐形状を構成する配II
AIvI路を光の干渉をなくすため複数回転写処理した
後に現像処理することにより達戊される.〔作用〕 ホトレジストによる原マスクパターンの製法および配線
線路の製法において分岐部の形状の鈍りを防止するため
に,分岐形状を構成する配II!線路を光の干渉をなく
すため複数回の転写処理をした後に現豫処理することに
より,特望の形状に忠実に転写され、所定の導波路以外
に光が洩れる現象を抑制し,誤動作することがない光ス
イッチが得られる. 〔実施例〕 以下,本発明の一実施例について説明する.実施例1 第1図のように基板1としてキャリア濃度がIXIO”
(!l’のn @ I n Pを用いて.LPE法でI
nGaAsP層2を或長させる.つぎにクラツド層とし
てInP層3を成長させ、その上にキャップ層としてI
nGaAsP層4を或長させる.次に第2図5の形にな
るように選択拡散技術によりZnを拡散させこの部分を
P形にする.ネガレジストを試料に塗布後第1のマスク
を用い,第2図6に示すような露光を行なう.次に現像
を行なわないで第2のマスクを用い拾3図7に示すよう
な露光を行なった後に現像を行ない、分岐部8に鈍りの
ないY型ホトマスクを形成する.ところで従来のマスク
を使用したものでは分岐部に第4図,9に示したような
光の干渉による鈍りが生じる. 次いでRIBE装置により第5図に示すようにキャップ
層4,InPクラツド層3.光導波層2をドライエッチ
ングを行なう.その後リフトオフ技術を用いてAu−Z
n電極10を形或する。裏面にAuGeNfを蒸着して
n電極11を形威して光スイッチ装置を完成した。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for faithfully manufacturing a required product shape or original mask shape to a desired shape in a photoresist exposure method. [Prior art] A conventional optical switch device is described in Electronics Letters,
Volume 20, Na6 (1984) No. 228-229
Page (Elaetronics Letter 1 9
8 4voQ, 20. As stated in Nn6, pp228-229), the branched waveguide width of the optical branch is the same at the branch and beyond, and this prevents light leakage at the branch. No particular measures were taken. We will describe an optical switch device that takes measures against this problem. Related to this type of device is the Journal of the Institute of Electronics and Information Engineers (1982) 967. [Problems to be Solved by the Invention] In the above-mentioned conventional technology, in the I1 method of forming the original mask pattern using photoresist and in the manufacturing method of the wiring line, the branch portions become dull due to light interference, and this causes the optical switch to become unstable when no voltage is applied to it. At the time, a problem arose in which light leaked into waveguides other than the designated waveguide. The purpose of the present invention is to provide a method for manufacturing an original mask pattern using photoresist and a method for manufacturing wiring lines.
An object of the present invention is to provide an optical switch, etc., in which wiring lines constituting a branch shape are faithfully transferred to a desired shape in order to prevent blunting of the branch portion, and development in which light leaks to areas other than the designated waveguide is suppressed. [Means for solving the problem] In order to achieve the above purpose, arrangement II that constitutes a branched shape is required.
In order to eliminate light interference, the AIvI path is achieved by performing a development process after performing multiple transfer processes. [Function] In order to prevent the shape of the branch portion from becoming blunt in the method of manufacturing the original mask pattern using photoresist and the method of manufacturing the wiring line, the layout II that forms the branch shape is used! By applying the transfer process to the line multiple times to eliminate light interference, and then applying the current process, the desired shape is faithfully transferred, suppressing the phenomenon of light leaking outside of the designated waveguide, and preventing malfunctions. This results in an optical switch without [Example] An example of the present invention will be described below. Example 1 As shown in FIG. 1, the substrate 1 has a carrier concentration of IXIO"
(Using !l''s n @ I n P. Using the LPE method, I
The nGaAsP layer 2 is made to have a certain length. Next, an InP layer 3 is grown as a clad layer, and an I layer is grown as a cap layer on top of it.
The nGaAsP layer 4 is made to have a certain length. Next, Zn is diffused using selective diffusion technology to form the shape shown in Fig. 2, making this part P-type. After applying the negative resist to the sample, the first mask is used to perform exposure as shown in Figure 2-6. Next, without developing, a second mask is used to perform exposure as shown in FIG. 7, and then development is performed to form a Y-shaped photomask with no dullness at the branch portion 8. By the way, when using a conventional mask, the branch part becomes dull due to light interference as shown in Figures 4 and 9. Next, a cap layer 4, an InP cladding layer 3 . Dry etching is performed on the optical waveguide layer 2. After that, using lift-off technology, Au-Z
An n-electrode 10 is formed. AuGeNf was vapor-deposited on the back surface to form the n-electrode 11 to complete an optical switch device.

第3図に示す本発明のスイッチと第4図に示す従来技術
の光スイッチについて、スイッチング特性を比較測定し
た結果について述べる。第3図に示すように本発明のス
イッチ入射口6aに波長1.3μmのシングルモード光
を入射し,電圧印加をしない場合には出射口6bからの
Px と出射口7aからの出力P2の比は120/1で
あった.従来技術のスイッチでは10/1である。この
値の逆数すなわちP x / P 1は光の漏洩量を表
わしている. 次に3Vを印加(電流20mA)Lた場合のPx/Px
は本発明および従来技術のスイッチとも1/30であっ
た. 本実施例によれば,従来導波路の分岐部がホトリソグラ
フイのプロセスにより、第4図のように鈍り9が形威さ
れ,これが原因で光の漏洩量に問題があったが,予め分
岐部のホトレジストを光の干渉が起らないように2重露
光により、形或した本実施例によれば容易にこの問題を
解決することができ、漏洩量を飛躍的に減少できる.本
素子の寸法は1 as X Q , 5 gsで、Y型
導波路の分岐角は6度,導波路の幅は5μmである。
The results of comparing and measuring the switching characteristics of the switch of the present invention shown in FIG. 3 and the conventional optical switch shown in FIG. 4 will be described. As shown in FIG. 3, when single mode light with a wavelength of 1.3 μm is input to the switch input port 6a of the present invention and no voltage is applied, the ratio of the output Px from the output port 6b to the output P2 from the output port 7a is was 120/1. In prior art switches it is 10/1. The reciprocal of this value, ie, P x / P 1, represents the amount of light leakage. Next, Px/Px when applying 3V (current 20mA)
was 1/30 for both the switch of the present invention and the switch of the prior art. According to this embodiment, the branching portion of the conventional waveguide is blunted 9 as shown in FIG. 4 due to the photolithography process, which caused a problem in the amount of light leakage. According to this embodiment, this problem can be easily solved by double exposing the photoresist in the area to prevent light interference, and the amount of leakage can be dramatically reduced. The dimensions of this device are 1 as X Q, 5 gs, the branching angle of the Y-shaped waveguide is 6 degrees, and the width of the waveguide is 5 μm.

以上はY分岐型光スイッチについて述べたが,本発明は
X分岐型光スイッチについても同様に可能である.また
、X分岐型光スイッチ以外の複数の分岐型光スイッチに
ついても同様に適用可能である. 本実施例は光導波路として、InGaAsPの例につい
て説明したが、Si,GaAsその他の半導体材料につ
いても実施可能である. 実施例2 原マスクパターン製造方法について適用した例について
説明する。第6図に示すように、ガラスあるいは合成石
英板12上にCrl3を蒸着させた基板にボジレジスト
14を塗布する.第7回,16に示すように直線パター
ンをマスク15を使用して密着あるいは,縮小投影@を
用いて露光後現像しないで第8図,17に示すような直
線パターンを二重露光を行なった後に、現像を行なうと
第8図に示すような分岐部に鈍りのないX型原マスクホ
トレジパターンが得られる.次にCr蒸着膜をエッチン
グすることにより、X分岐部に鈍りのない原マスクが得
られる.この原マスクを使用例工に示すような分岐部に
鈍りのない光スイッチ装置を完成した. 実施例2はポジ型レジストを用いたものであるが,ネガ
型レジス1〜を用いても同様な結果が得られる. 実施例3 製品の微細加工に適用した例を示す。第9図に示すよう
にSi基板18の上にSiOzl9をaooo入堆積さ
せる.次にネガレジスト20を0,5μm塗布,ブリベ
ーク後第10図に示すような原マスク21を介し直線パ
ターン22を密着あるいは縮小投影露光法により露光す
る。現像を行なわないで次のマスクを使用して露光後現
像することにより第11図に示すような微細なホトレジ
ストパターン23が得られた.その後第12図に示すよ
うにホトレジストをマスクにしてSiOd4をエッチン
グを行なった,原マスクパターンを微少に平行あるいは
垂直に移動しても同様な結果が得られた.ボジレジスト
についても同様な結果が得られた. 実施例4 第13図に示すようにSi基板の上にSiOzを300
0入堆積させた後,ネガレジストを0.5μm塗布、プ
リベークする.次に図に示すようにS!f着あるいは縮
小投影露光法により原マスクを介し0.5μmのストラ
イプパターン25を露光し現像を行なわないで潜像を作
る.次に第工4図26に示すようなストライプパターン
を直角に露光を行ない現像すことにより第15図27に
示すような角に丸みのない0.5μmのコンタクトホー
ルが得られた.原マスクパターン製作についても同様な
結果が得られた. 〔発明の効果〕 本発明によれば、ホトレジストによる原マスクパターン
の製法および配線線路の製法で分岐部の鈍りを防止でき
るために、所望の形状を忠実に転写することができ,所
定の導波路以外に光が洩れる現象を抑制した光スイッチ
が提供できる。
Although a Y-branch type optical switch has been described above, the present invention is equally applicable to an X-branch type optical switch. Furthermore, the present invention is similarly applicable to multiple branch type optical switches other than the X branch type optical switch. Although this embodiment has been described using InGaAsP as an example of the optical waveguide, it is also possible to use Si, GaAs, and other semiconductor materials. Example 2 An example in which the original mask pattern manufacturing method is applied will be described. As shown in FIG. 6, a body resist 14 is applied to a substrate on which Crl3 is deposited on a glass or synthetic quartz plate 12. No. 7, as shown in 16, a straight line pattern was closely exposed using mask 15, or a reduced projection @ was used to perform double exposure of a straight line pattern as shown in Figure 8, 17 without development after exposure. Afterwards, when development is carried out, an X-shaped original mask photoresist pattern with no dull branching parts as shown in FIG. 8 is obtained. Next, by etching the Cr vapor deposited film, an original mask with no blunted X-branched portions can be obtained. Using this original mask, we completed an optical switch device with no dullness at the branching part, as shown in the example work. Although Example 2 uses a positive type resist, similar results can be obtained using negative type resists 1 to 1. Example 3 An example of application to microfabrication of products will be shown. As shown in FIG. 9, SiOzl9 is deposited on the Si substrate 18. Next, a negative resist 20 is applied to a thickness of 0.5 .mu.m, and after pre-baking, a straight line pattern 22 is exposed through an original mask 21 as shown in FIG. 10 by contact or reduction projection exposure. A fine photoresist pattern 23 as shown in FIG. 11 was obtained by exposing and developing using the following mask without performing development. Thereafter, as shown in FIG. 12, SiOd4 was etched using the photoresist as a mask. Similar results were obtained even when the original mask pattern was moved slightly parallel or perpendicular. Similar results were obtained for BosiResist. Example 4 As shown in Fig. 13, 300% SiOz was deposited on a Si substrate.
After depositing 0.5μm of negative resist, prebaking is performed. Next, as shown in the figure, S! A 0.5 .mu.m stripe pattern 25 is exposed through an original mask using f-printing or reduction projection exposure to form a latent image without development. Next, by exposing the stripe pattern as shown in Step 4, Figure 26, at right angles and developing it, a 0.5 μm contact hole with rounded corners as shown in Figure 15, 27 was obtained. Similar results were obtained for original mask pattern production. [Effects of the Invention] According to the present invention, it is possible to prevent the branch portion from becoming dull in the method of manufacturing the original mask pattern using photoresist and the method of manufacturing the wiring line, so that a desired shape can be faithfully transferred, and a predetermined waveguide Furthermore, it is possible to provide an optical switch that suppresses the phenomenon of light leakage.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は光スイッチのウエハの断面図、第2図は本発明
の実施例の光スイッチ導波路のl回目露光のホトレジス
ト潜像の上面図,第3図は本発明による2重露光用現倣
処理後の鈍りのない光スイッチ導波路の分岐部上面図、
第4図は従来の鈍りのある光スイッチ導波路の分岐部上
面図、第5図は光スイッチの断面図、第6図は原マスク
パターンを製造する場合の露光時断面図,第7図は原マ
スクパターン製造時の工回目露光のホトレジスト潜倣の
上面図、第8図は原マスクパターン製造の2回目露光,
現像,Cr膜エッチング後の上面図、第9図乃至第12
図は本発明の他の実施例のパターン形威工程を示す断面
図,第13図乃至第15図は本発明のさらに他の実施例
のパターン形或工程を示す上面図である. 6・・・1回目露光マスクの潜像、7・・・2回目露光
,現像,ドライエッチ後の鈍りのない分岐部,9・・・
従来の鈍りのある分岐部、16・・・原マスクパターン
製造時の1回目露光後のホトレジスト潜像,17・・・
鈍りのないX分岐状原マスクパターン.弔 S 図 第 7 回 拓 3 目 ″fIa 第 l4 図 竿 ノ5 図 2z θ,57yttス}ラ4フ゜冫Wイ9ヒ27 θ5Pπフンフフ1ホール
FIG. 1 is a cross-sectional view of a wafer of an optical switch, FIG. 2 is a top view of a photoresist latent image of the first exposure of an optical switch waveguide according to an embodiment of the present invention, and FIG. 3 is a double exposure development according to the present invention. Top view of branch part of optical switch waveguide without dullness after copying process,
Figure 4 is a top view of the branch part of a conventional optical switch waveguide with a dull shape, Figure 5 is a cross-sectional view of the optical switch, Figure 6 is a cross-sectional view during exposure when manufacturing an original mask pattern, and Figure 7 is a cross-sectional view of the optical switch during exposure. A top view of latent copying of photoresist during the second exposure during the production of the original mask pattern, Figure 8 shows the second exposure during the production of the original mask pattern.
Top view after development and Cr film etching, Figures 9 to 12
The figure is a sectional view showing the pattern forming process of another embodiment of the present invention, and FIGS. 13 to 15 are top views showing the pattern forming process of still another embodiment of the present invention. 6...Latent image of first exposure mask, 7... Branch without dullness after second exposure, development, and dry etching, 9...
Conventional blunt branch, 16... Photoresist latent image after first exposure during original mask pattern production, 17...
X-branched original mask pattern without dullness. Condolence S Fig. 7th Taku 3rd ``fIa No. 14 Fig. 5 Fig. 2z θ, 57ytt S} La 4 ゜゜冫W I9hi 27 θ5Pπ Hmph 1 hole

Claims (1)

【特許請求の範囲】 1、ホトレジストの露光方法において光の干渉が起らな
いよう複数枚マスクを交換し、順次露光した後に現像処
理することを特徴とする露光方法。 2、光の干渉が起らないよう複数枚マスクを交換し、順
次露光した後に現像処理することにより作製することを
特徴とするマスクの製造方法。 3、ホトレジストの露光方法において光の干渉が起らな
いようマスクを複数回平行あるいは垂直に移動し、順次
露光した後に現像処理することを特徴とする露光方法。 4、光の干渉が起らないようマスクを複数回平行あるい
は垂直に移動し、順次露光した後に現像処理することに
より作製することを特徴とするマスクの製造方法。 5、分岐形状を持つ配線回路の原マスクパターン製造方
法において、分岐形状を構成する配線線路をホトレジス
トを用い複数回の転写処理した後に現像処理することを
特徴とする分岐形状原マスクパターンの製造方法。 6、ホトレジストとしてポジ型レジストを用いることを
特徴とする請求項5記載の分岐形状原マスクパターンの
製造方法。 7、分岐形状を持つ配線回路の原マスクパターン製造方
法において、分岐される配線回路の角度が1度以上45
度以下であることを特徴とする請求項5もしくは6記載
の分岐形状原マスクパターンの製造方法。 8、分岐形状を構成する配線線路をホトレジストを用い
て複数個の転写処理した後に現像することを特徴とする
分岐形状の製造方法。 9、ホトレジストとしてネガレジストを用いることを特
徴とする請求項8記載の分岐形状の製造方法。 10、分岐形状の分岐部の角度が1度以上45度以下で
あることを特徴とする請求項8項もしくは9記載の分岐
形状の製造方法。 11、上記請求項8乃至10記載の分岐形状は、半導体
回路の一部であることを特徴とする半導体回路の製造方
法。 12、上記請求項8乃至10記載の分岐形状は、光回路
の一部であることを特徴とする光回路の製造方法。 13、上記請求項8乃至10記載の分岐形状は、光導波
路の一部であることを特徴とする光導波路の製造方法。
[Scope of Claims] 1. An exposure method for photoresist, which is characterized in that a plurality of masks are exchanged to prevent light interference, and development is performed after sequential exposure. 2. A method for manufacturing a mask, which comprises replacing a plurality of masks to prevent light interference, sequentially exposing the masks, and then developing them. 3. An exposure method for photoresist, which is characterized by moving a mask in parallel or perpendicularly multiple times to prevent light interference, and sequentially exposing and then developing. 4. A method for manufacturing a mask, which comprises moving the mask multiple times in parallel or perpendicularly to prevent light interference, sequentially exposing the mask, and then developing it. 5. A method for producing an original mask pattern for a wiring circuit having a branched shape, characterized in that the wiring line constituting the branched shape is transferred multiple times using a photoresist and then developed. . 6. The method for manufacturing a branched original mask pattern according to claim 5, characterized in that a positive resist is used as the photoresist. 7. In the original mask pattern manufacturing method for a wiring circuit having a branched shape, the angle of the wiring circuit to be branched is 1 degree or more45
7. The method for manufacturing a branched original mask pattern according to claim 5 or 6, wherein the original mask pattern has a branched shape. 8. A method for manufacturing a branched shape, which comprises performing a plurality of transfer processes on the wiring lines constituting the branched shape using a photoresist, and then developing the lines. 9. The method for manufacturing a branched shape according to claim 8, wherein a negative resist is used as the photoresist. 10. The method for manufacturing a branched shape according to claim 8 or 9, wherein the angle of the branched portion of the branched shape is 1 degree or more and 45 degrees or less. 11. A method of manufacturing a semiconductor circuit, wherein the branch shape according to any one of claims 8 to 10 is a part of a semiconductor circuit. 12. A method of manufacturing an optical circuit, wherein the branch shape according to any one of claims 8 to 10 is a part of an optical circuit. 13. A method for manufacturing an optical waveguide, characterized in that the branch shape according to claims 8 to 10 is a part of the optical waveguide.
JP1149610A 1989-06-14 1989-06-14 Exposing method and production of mask Pending JPH0315848A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1149610A JPH0315848A (en) 1989-06-14 1989-06-14 Exposing method and production of mask

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1149610A JPH0315848A (en) 1989-06-14 1989-06-14 Exposing method and production of mask

Publications (1)

Publication Number Publication Date
JPH0315848A true JPH0315848A (en) 1991-01-24

Family

ID=15478971

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1149610A Pending JPH0315848A (en) 1989-06-14 1989-06-14 Exposing method and production of mask

Country Status (1)

Country Link
JP (1) JPH0315848A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005070200A (en) * 2003-08-21 2005-03-17 Yokogawa Electric Corp Matrix optical switch
JP2008008054A (en) * 2006-06-29 2008-01-17 Woodpia:Kk Method of reinforcing slope by using wooden forms
JP2012215672A (en) * 2011-03-31 2012-11-08 Dainippon Printing Co Ltd Mask pattern drawing method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005070200A (en) * 2003-08-21 2005-03-17 Yokogawa Electric Corp Matrix optical switch
JP4534448B2 (en) * 2003-08-21 2010-09-01 横河電機株式会社 Matrix light switch
JP2008008054A (en) * 2006-06-29 2008-01-17 Woodpia:Kk Method of reinforcing slope by using wooden forms
JP2012215672A (en) * 2011-03-31 2012-11-08 Dainippon Printing Co Ltd Mask pattern drawing method

Similar Documents

Publication Publication Date Title
US5316878A (en) Pattern forming method and photomasks used therefor
US5766806A (en) Method of optical lithography using phase shift masking
US7674563B2 (en) Pattern forming method and phase shift mask manufacturing method
KR0128828B1 (en) Forming method of contact hole in the semiconductor device
KR20020030729A (en) Photomask fabrication method, photomask, and exposure method thereof
JPS62189468A (en) Photomask
US20070297715A1 (en) Integrated optical circuits having drop-in locations for optical circuit elements
JPH0315848A (en) Exposing method and production of mask
KR100886419B1 (en) Method of manufacturing phase shift mask and phase shift mask
JP4091150B2 (en) Phase shift mask and manufacturing method thereof
JPS63216052A (en) Exposing method
JPH03125150A (en) Mask and mask preparation
JPS6346972B2 (en)
JPS6310891B2 (en)
JPH0787174B2 (en) Pattern formation method
JPH02189913A (en) Forming method for pattern of semiconductor device
KR100268425B1 (en) Mask pattern layout structure
JP2001223155A (en) Photolithography method
KR100277896B1 (en) Mask manufacturing method of semiconductor device
KR960000184B1 (en) Manufacturing method of phase shift mask
JPS61114535A (en) Pattern formation for semiconductor device
JP2663945B2 (en) Method of forming resist pattern
JPH01140133A (en) Optical switch device
JPS6328338B2 (en)
JPH04369269A (en) Manufacture of optical integrated circuit