JPH03119811A - Balanced modulation circuit - Google Patents

Balanced modulation circuit

Info

Publication number
JPH03119811A
JPH03119811A JP25727589A JP25727589A JPH03119811A JP H03119811 A JPH03119811 A JP H03119811A JP 25727589 A JP25727589 A JP 25727589A JP 25727589 A JP25727589 A JP 25727589A JP H03119811 A JPH03119811 A JP H03119811A
Authority
JP
Japan
Prior art keywords
transformer
output
secondary side
balanced
modulation circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP25727589A
Other languages
Japanese (ja)
Other versions
JP2888880B2 (en
Inventor
Satoshi Kawai
智 川井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP25727589A priority Critical patent/JP2888880B2/en
Publication of JPH03119811A publication Critical patent/JPH03119811A/en
Application granted granted Critical
Publication of JP2888880B2 publication Critical patent/JP2888880B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Amplitude Modulation (AREA)

Abstract

PURPOSE:To reduce distortion and to eliminate an adjusting work after manufacturing by performing the differential amplification of the secondary side output of a transformer with a differential amplifier, and generating equilibrium signals with opposite phases with each other. CONSTITUTION:An output signal corresponding to a carrier signal can be obtained from the secondary side of the transformer 2. And the secondary side output of the transformer 2 is differentially amplified with a differential amplifier circuit consisting of transistors 3, 4 a constant current source 8, and resistors 6, 7. Consequently, the equilibrium signals with the opposite phases with each other are generated from the collectors of the transistors 3, 4 regardless of position relation between the secondary side coil and the primary side coil of the transformer 2. Thereby, it is possible to realize a balanced modulation circuit without generating a fear to generate modulation distortion, and also, requiring no adjustment after manufacturing.

Description

【発明の詳細な説明】 「産業上の利用分野」 この発明は、RFモジュレータ等に用いられる平衡変調
回路に関する。
DETAILED DESCRIPTION OF THE INVENTION "Field of Industrial Application" The present invention relates to a balanced modulation circuit used in RF modulators and the like.

「従来の技術」 第2図は、従来の平衡変調回路の構成を示す回路図であ
る。搬送波発振器1から出力される搬送波信号はトラン
ス14の1次側コイル14aに供給される。トランス1
4の2次側コイル14bは、中点がコンデンサ15を介
して接地されており、搬送波信号は平衡信号に変換され
て2次側コイル14bから出力される。第3図はトラン
ス14の実際の構成を示したものであり、第2図と対応
する部分に同一の符号が付けられている。第3図に示す
ように、搬送波発振器lから出力される搬送波信号を伝
播する棒状導電路によって1次側フィル14aが実現さ
れており、この棒状導電路に対向配置したピックアップ
ループによって2次側コイル14bが実現されている。
"Prior Art" FIG. 2 is a circuit diagram showing the configuration of a conventional balanced modulation circuit. A carrier wave signal output from the carrier wave oscillator 1 is supplied to the primary coil 14a of the transformer 14. transformer 1
The middle point of the secondary coil 14b of No. 4 is grounded via the capacitor 15, and the carrier signal is converted into a balanced signal and output from the secondary coil 14b. FIG. 3 shows the actual configuration of the transformer 14, and parts corresponding to those in FIG. 2 are given the same reference numerals. As shown in FIG. 3, the primary side fill 14a is realized by a rod-shaped conductive path that propagates the carrier signal output from the carrier wave oscillator l, and the secondary side coil is formed by a pickup loop disposed opposite to this rod-shaped conductive path. 14b has been realized.

2次側コイル14bは、一端が平衡変調用ダイオード9
のアノードに接続され、他端が平衡変調用ダイオードl
Oのカソードに接続されている。
The secondary coil 14b has one end connected to the balanced modulation diode 9.
The other end is connected to the anode of the balanced modulation diode l.
Connected to the cathode of O.

そして、ダイオード9のカソードおよびダイオード10
のアノードは、一端が入力端12に接続された抵抗11
の他端と共に出力端13に接続される。ここで、入力端
12には、ビデオ回路が接続される。なお、抵抗11は
ビデオ回路の出力インピーダンスと整合をとるために設
けられた整合抵抗である。この平衡変調回路によれば、
搬送波発振aに1から出力される搬送波信号が入力端1
2に入力されるビデオ信号によって平衡変調され、出力
端13から出力される。
and the cathode of diode 9 and diode 10
The anode of is a resistor 11 whose one end is connected to the input terminal 12.
It is connected to the output end 13 together with the other end. Here, a video circuit is connected to the input end 12. Note that the resistor 11 is a matching resistor provided to match the output impedance of the video circuit. According to this balanced modulation circuit,
The carrier signal output from 1 to carrier wave oscillation a is input to input terminal 1.
The signal is balanced modulated by the video signal input to the output terminal 13, and outputted from the output terminal 13.

「発明が解決しようとする課題」 ところで、上述した従来の平衡変調器は、製造時に1次
側コイル14aと2次側コイル14bとが最適な位置関
係で固定されない場合、あるいは、ダイオード9とダイ
オードIOとで特性のバラツキがある場合、あるいは、
回路の配線パターンの非対称である場合、不平衡な状態
で変調が行われてしまい被変調波信号に歪が発生してし
まう。このため、従来は、製造後に、2次側コイル14
bの両端における1次側コイル14aとの距離を各々変
えたり、あるいは第3図の破線U、Vに示すように2次
側コイル14bを1次側フィル14aに対して傾けたり
して、最大の変調度が得られるように2次側コイル14
bの位置調整を行い、この位置調整が完了した状態で2
次側コイル14bを固定するようにしていた。このよう
に変調度が最大となるように調整することで、被変調波
信号の歪みを最小とすることができる。しかしながら、
この調整作業は極めて難度が高く、面倒な作業であった
。また、調整後、外部からの振動等によって2次側コイ
ル14bが調整位置からずれてしまう恐れがあるという
問題があった。
"Problems to be Solved by the Invention" By the way, in the conventional balanced modulator described above, when the primary coil 14a and the secondary coil 14b are not fixed in an optimal positional relationship during manufacturing, or when the diode 9 and the diode If there are variations in characteristics between IO, or
If the circuit wiring pattern is asymmetrical, modulation is performed in an unbalanced state, resulting in distortion in the modulated wave signal. For this reason, conventionally, after manufacturing, the secondary coil 14
By changing the distance from the primary coil 14a at both ends of b, or by tilting the secondary coil 14b with respect to the primary fill 14a as shown by broken lines U and V in FIG. The secondary coil 14 is
Adjust the position of b, and when this position adjustment is completed,
The next coil 14b was fixed. By adjusting the degree of modulation to be maximum in this manner, distortion of the modulated wave signal can be minimized. however,
This adjustment work was extremely difficult and troublesome. Further, after adjustment, there is a problem in that the secondary coil 14b may be displaced from the adjusted position due to external vibrations or the like.

この発明は上述した事情に鑑みてなされたものであり、
歪が少なく、しかも、製造後の調整作業の不要な平衡変
調回路を提供することを目的とする。
This invention was made in view of the above circumstances,
It is an object of the present invention to provide a balanced modulation circuit which has less distortion and does not require adjustment work after manufacturing.

[課題を解決するための手段」 この発明は、搬送波発振器の出力信号を1次側に受ける
トランスと、前記トランスの2次側出力を差動増幅し、
互いに逆位相の平衡信号を出力する差動増幅器とを具備
し、前記各平衡信号に従って入力信号を平衡変調するよ
うにしたことを特徴としている。
[Means for Solving the Problems] The present invention includes a transformer that receives an output signal of a carrier wave oscillator on its primary side, and differentially amplifies the secondary side output of the transformer,
It is characterized in that it is equipped with a differential amplifier that outputs balanced signals having mutually opposite phases, and that the input signal is balanced-modulated in accordance with each of the balanced signals.

「作用」 上記構成によれば、トランスの2次側に搬送波発振器の
発振出力に応じた信号が出力される。そして、差動増幅
器によって、トランスの2次側出力が差動増幅されて互
いに逆位相の平衡信号が発生され、これらの平衡信号が
入力信号によって変調されて出力される。
"Operation" According to the above configuration, a signal corresponding to the oscillation output of the carrier wave oscillator is output to the secondary side of the transformer. Then, the secondary side outputs of the transformers are differentially amplified by the differential amplifier to generate balanced signals having opposite phases to each other, and these balanced signals are modulated by the input signal and output.

「実施例」 以下、図面を参照し、この発明の一実施例を説明する。"Example" Hereinafter, one embodiment of the present invention will be described with reference to the drawings.

第1図はこの発明の一実施例による平衡変調回路の構成
を示す回路図である。この平衡変調回路では、1次側コ
イルと2次側コイルの相対位置の固定されたトランス2
が、第2図のトランス14に代わって用いられている。
FIG. 1 is a circuit diagram showing the configuration of a balanced modulation circuit according to an embodiment of the present invention. In this balanced modulation circuit, a transformer 2 with fixed relative positions of the primary coil and secondary coil is used.
is used in place of the transformer 14 in FIG.

トランス2の2次側コイルの両端は、各々、トランジス
タ3,4のベースに入力されている。トランジスタ3.
4の各コレクタは、各々、電流制限用の抵抗6.7を介
して電源端子5に接続されており、トランジスタ3.4
の各エミッタは、一端が接地された定電流R8の他端に
共通接続される。そして、トランジスタ3のコレクタが
ダイオード9のアノードに接続され、トランジスタ4の
コレクタはダーイオード10のカソードに接続される。
Both ends of the secondary coil of the transformer 2 are input to the bases of transistors 3 and 4, respectively. Transistor 3.
The collectors of transistors 3.4 and 4 are respectively connected to the power supply terminal 5 via current limiting resistors 6.7.
The emitters of are commonly connected to the other end of a constant current R8 whose one end is grounded. The collector of transistor 3 is connected to the anode of diode 9, and the collector of transistor 4 is connected to the cathode of diode 10.

なお、他の構成については、前述した第2図の構成と同
様であるので、対応する部分に同一の符号を付けて説明
を省略する。
Note that the other configurations are the same as those shown in FIG. 2 described above, so corresponding parts are given the same reference numerals and explanations will be omitted.

この平衡変調回路において、トランス2の2次側から搬
送波信号に応じた出力信号が得られる。
In this balanced modulation circuit, an output signal corresponding to the carrier signal is obtained from the secondary side of the transformer 2.

そして、トランス2の2次側出力がトランジスタ3.4
、定電流源8、抵抗6,7からなる差動増幅回路によっ
て差動増幅される。この結果、トランスの2次側コイル
が1次側フィルに対してどのような位置関係にあっても
、それと無関係に互いに逆位相の平衡信号がトランジス
タ3,4の各コレクタから発生される。
And the secondary side output of transformer 2 is transistor 3.4
, a constant current source 8, and resistors 6 and 7. As a result, regardless of the positional relationship of the secondary coil of the transformer with respect to the primary fill, balanced signals having mutually opposite phases are generated from the collectors of the transistors 3 and 4.

入力端12に入力されるビデオ信号が正の期間、ダイオ
ード9はオフ状態になる。この期間において、トランス
2の2次側出力が矢印へに示す極性になってトランジス
タ4のコレクタがLレベルになると、ダイオードIOが
オンになって被変調波信号はクランプレベルになる。そ
して、トランス2の2次側出力が矢印Bに示す極性に反
転すると、ダイオードIOがオフになり、ビデオ信号が
被変調波信号として出力される。同様に、ビデオ信号が
負の期間は、ダイオード10がオフ状態になり、トラン
ス2の2次側出力の極性がA/Bと切り換わるのに対応
して、ダイオード9がオン/オフに切り換えられる。こ
のようにして、互いに逆位相の各平衡信号がビデオ信号
によって変調され、出力端13に出力される。
While the video signal input to the input terminal 12 is positive, the diode 9 is in an off state. During this period, when the secondary output of the transformer 2 has the polarity shown by the arrow and the collector of the transistor 4 goes to L level, the diode IO is turned on and the modulated wave signal goes to the clamp level. Then, when the polarity of the secondary output of the transformer 2 is reversed to the polarity shown by arrow B, the diode IO is turned off and the video signal is output as a modulated wave signal. Similarly, during the period when the video signal is negative, the diode 10 is turned off, and the polarity of the secondary output of the transformer 2 is switched to A/B, and the diode 9 is turned on/off. . In this way, the balanced signals having mutually opposite phases are modulated by the video signal and outputted to the output terminal 13.

「発明の効果」 以−L説明したように、この発明によれば、変ユ九)歪
を発生ずる恐れがなく、しかも、製造後の調整の不要な
平衡変調回路を実現することができるという効果がある
``Effects of the Invention'' As explained hereafter, according to the present invention, it is possible to realize a balanced modulation circuit that does not cause distortion and does not require post-manufacturing adjustment. effective.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの発明の一実施例による平衡変調回路の構成
を示す回路図、第2図は従来の平衡変調回路の構成を示
す回路図、第3図は従来の平衡変調回路における製造後
の調整作業を説明する図である。 3.4・・・・・・トランジスタ、8・・・・・・定電
流源、2・・・トランス、1・・・・・搬送波発振器。 2図 3図
FIG. 1 is a circuit diagram showing the configuration of a balanced modulation circuit according to an embodiment of the present invention, FIG. 2 is a circuit diagram showing the configuration of a conventional balanced modulation circuit, and FIG. 3 is a circuit diagram showing the configuration of a conventional balanced modulation circuit after manufacturing. It is a figure explaining adjustment work. 3.4...transistor, 8...constant current source, 2...transformer, 1...carrier wave oscillator. Figure 2 Figure 3

Claims (1)

【特許請求の範囲】[Claims]  搬送波発振器の出力信号を1次側に受けるトランスと
、前記トランスの2次側出力を差動増幅し、互いに逆位
相の平衡信号を出力する差動増幅器とを具備し、前記各
平衡信号を入力信号によって変調することを特徴とする
平衡変調回路。
A transformer that receives the output signal of the carrier wave oscillator on its primary side, and a differential amplifier that differentially amplifies the secondary side output of the transformer and outputs balanced signals having opposite phases to each other, and inputs each of the balanced signals. A balanced modulation circuit characterized by modulating signals.
JP25727589A 1989-10-02 1989-10-02 Balanced modulation circuit Expired - Fee Related JP2888880B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25727589A JP2888880B2 (en) 1989-10-02 1989-10-02 Balanced modulation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25727589A JP2888880B2 (en) 1989-10-02 1989-10-02 Balanced modulation circuit

Publications (2)

Publication Number Publication Date
JPH03119811A true JPH03119811A (en) 1991-05-22
JP2888880B2 JP2888880B2 (en) 1999-05-10

Family

ID=17304116

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25727589A Expired - Fee Related JP2888880B2 (en) 1989-10-02 1989-10-02 Balanced modulation circuit

Country Status (1)

Country Link
JP (1) JP2888880B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100323039B1 (en) * 1999-09-14 2002-02-09 이형도 Apparatus for mounting a laser diode module of an optical scanning unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100323039B1 (en) * 1999-09-14 2002-02-09 이형도 Apparatus for mounting a laser diode module of an optical scanning unit

Also Published As

Publication number Publication date
JP2888880B2 (en) 1999-05-10

Similar Documents

Publication Publication Date Title
US4747159A (en) RF modulator
JPS6411164B2 (en)
EP0273882A2 (en) An integrating coupling circuit for coupling a modulator to a ceramic filter, useful with amplitude modulation receivers
US4134076A (en) Pulse width modulated signal amplifier
JPH03119811A (en) Balanced modulation circuit
US3614668A (en) Double-balanced modulators of the current switching type
JPH06216659A (en) Amplifier
US4518928A (en) Power supply circuit for amplifier
EP0004479A1 (en) Improvements in and relating to electronic amplifier circuit arrangements
GB1535823A (en) Amplifier circuit
US3237129A (en) Push-pull modulator circuit with means to vary the output level of the carrier and sidebands
US4533882A (en) Frequency modulator wherein modulation takes place in a feedback loop of an oscillator
JPH0198304A (en) Power amplifier circuit device
JPS5929372Y2 (en) automatic bias adjustment circuit
JPS6017168B2 (en) Pulse width modulation output amplifier circuit
JPS587727Y2 (en) AM↓-SSB transmission output circuit
JPS584281Y2 (en) radio broadcaster
SU1290477A1 (en) Power amplifier with protection
JPH0897688A (en) Clamp circuit for triangle wave signal
KR100213076B1 (en) Amplifier
JPH0212735Y2 (en)
JPH0810532B2 (en) FM modulation and drive circuit
JPH0722896Y2 (en) Oscillator circuit
JPH04271505A (en) High frequency amplifier circuit
JPH0591464A (en) Video signal processing circuit

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080219

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090219

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees