JPH0311740A - Formation of bump electrode of semiconductor element - Google Patents

Formation of bump electrode of semiconductor element

Info

Publication number
JPH0311740A
JPH0311740A JP14528789A JP14528789A JPH0311740A JP H0311740 A JPH0311740 A JP H0311740A JP 14528789 A JP14528789 A JP 14528789A JP 14528789 A JP14528789 A JP 14528789A JP H0311740 A JPH0311740 A JP H0311740A
Authority
JP
Japan
Prior art keywords
electrodes
semiconductor element
resin
substrate
protruding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14528789A
Other languages
Japanese (ja)
Other versions
JPH0793311B2 (en
Inventor
Yusuke Sasaki
裕介 佐々木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
OOTEX KK
Original Assignee
OOTEX KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by OOTEX KK filed Critical OOTEX KK
Priority to JP1145287A priority Critical patent/JPH0793311B2/en
Publication of JPH0311740A publication Critical patent/JPH0311740A/en
Publication of JPH0793311B2 publication Critical patent/JPH0793311B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Wire Bonding (AREA)

Abstract

PURPOSE:To enable bump electrodes to fulfill both functions of an electrical connection and a mechanical joining at the time of bonding of the electrodes to a conductive pattern of a substrate by a method wherein a photosensitive resin material containing an electrically conductive substance and a thermally adhesive substance is applied on the surface, on which there are electrodes, of a semiconductor element and the bump electrodes are formed. CONSTITUTION:A modified acrylate resin, a phenolic novolak resin, an epoxy resin or the like is used as a base material and a photo-setting initiator to correspond to the respective resins, an electrically conductive component, such as Ag, Ni or the like, and a thermally adhesive component, such as a thermoplastic resin, a rosin or the like, are added to the base material and moreover, a proper catalyst is added to the base material according to the need to prepare a bump electrode formation material. This material is applied on the surface, on which electrodes are provided, of a semiconductor element to form bump electrodes by a photolithography technique. In the mounting of the element to a substrate, the electrodes are aligned to a conductive pattern of the substrate, a heating is performed from the side of the element along with a pressing and both functions of an electrical connection and a mechanical joining can be obtained by the electrodes.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、IC(集積回路)、LSIC大規模集積回路
)チップ等の半導体素子の電極に突起電極(バンプ)を
形成する方法に関し、このような突起電極が形成された
半導体素子と実装基板上の導電パターンとの接続技術の
分野にて利用することができる。
DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention relates to a method for forming protruding electrodes (bumps) on the electrodes of semiconductor devices such as IC (integrated circuits) and LSIC large-scale integrated circuit (LSIC) chips. It can be used in the field of connection technology between a semiconductor element on which a protruding electrode is formed and a conductive pattern on a mounting board.

従来の技術 電子デバイス、電子機器の分野においては、軽薄短小化
という社会的な要請があり、これに応えるためには、限
られた面積の基板上にIC等の多数の機能部品を高密度
に実装することが必要となる。
Conventional technology In the field of electronic devices and equipment, there is a social demand for miniaturization, which is lighter, thinner, and smaller. It is necessary to implement it.

特にハイブリッドIC,カード状機器、液晶テレビとい
った機器用に開発されているものに見ることができる。
This can especially be seen in devices developed for devices such as hybrid ICs, card-like devices, and liquid crystal televisions.

このような高密度実装を実現するためには、基板に実装
される半導体がパッケージ品の形態をしているものより
はペアチップの方が非常に有利である。更に、金又はア
ルミニウム等の線を半導体素子の電極と基板上の導電パ
ターンとに溶着させてそれらの間を接続する、いわゆる
ワイヤボンディングによる接続方法よりも、ワイヤを使
用せず、しかも半導体素子の多数の電極と基板上の導電
パターンとを一括して接続するワイヤレスボンディング
が極めて有効である。
In order to achieve such high-density packaging, paired chips are much more advantageous than semiconductors mounted on a board in the form of a packaged product. Furthermore, it does not use wires and is more effective than the so-called wire bonding method, in which wires of gold or aluminum are welded to the electrodes of the semiconductor element and the conductive pattern on the substrate to connect them. Wireless bonding, which connects multiple electrodes and conductive patterns on a substrate all at once, is extremely effective.

ワイヤレスボンディングとしては、フリップチップ方式
、フィルムキャリア方式等がある。
Examples of wireless bonding include a flip chip method and a film carrier method.

フリップチップ方式は、半導体素子電極の上に突起電極
を形成し、この突起電極と基板上の導電パターンとを半
田付けで接合する方式である。
The flip-chip method is a method in which a protruding electrode is formed on a semiconductor element electrode, and the protruding electrode and a conductive pattern on a substrate are joined by soldering.

フィルムキャリア方式は、フィルムに担持された外部接
続用の導電フィンガの内側端部と半導体素子の電極とを
電気的及び機械的に接続するが、半導体素子のエツジが
フィンガと接触するのを避けるため、半導体素子の電極
上に、又はフィンガ上に突起電極を形成し、この突起電
極を介して相互に接続するようにしている。
The film carrier method electrically and mechanically connects the inner edge of a conductive finger for external connection supported on a film and the electrode of a semiconductor element, but in order to avoid the edge of the semiconductor element from coming into contact with the finger. A protruding electrode is formed on the electrode of the semiconductor element or on the finger, and the devices are connected to each other via the protruding electrode.

発明が解決しようとする課題 上記方式における突起電極はいずれもAu、Ag、N+
Problems to be Solved by the Invention The protruding electrodes in the above method are all made of Au, Ag, and N+.
.

半田等の金属又は金属化合物により形成されている。こ
れら金属系の突起電極は、接合時の温度が高く、又、接
合部が合金等によって強固に固定されるため、半導体素
子母材と配線基板との熱膨張係数違いによる熱応力、及
び外部からの機械的又は熱的な衝撃による圧力が加わる
と、配線基板等の変形が生じたり、接合部のはく離が生
じたりすることがある。
It is made of a metal such as solder or a metal compound. These metal-based protruding electrodes have high temperatures during bonding, and the bonded parts are firmly fixed by alloys, etc., so they are susceptible to thermal stress due to the difference in thermal expansion coefficient between the semiconductor element base material and the wiring board, and from external damage. When pressure due to mechanical or thermal impact is applied, deformation of the wiring board, etc. may occur, or peeling of the bonded portion may occur.

また、金属系の突起電極は、通常、電解メツキ法等によ
り形成されるが、余剰のメツキ液等により、素子電極間
の短絡が生じるため、電極の間隔を狭めたり、微細な加
工を行うことは困難である。
In addition, metal-based protruding electrodes are usually formed by electrolytic plating, etc., but excess plating liquid causes short circuits between element electrodes, so it is necessary to narrow the electrode spacing or perform fine processing. It is difficult.

本発明は、上記事情にかんがみてなされたしので、金属
系の突起電極が有している上述のような不具合を解消し
た半導体素子用の新規な突起電極を形成する方法を提供
することを目的とする。
The present invention has been made in view of the above circumstances, and an object of the present invention is to provide a method for forming a novel protruding electrode for a semiconductor device, which eliminates the above-mentioned defects that metal-based protruding electrodes have. shall be.

課題を解決するための手段 本発明によれば、半導体素子の電極がある面に電気導電
性物質及び熱接着性物質を含有した感光性樹脂材料を塗
布し、フォトリソグラフィー技術によって半導体素子の
電極上に突起電極を形成したことを特徴とする半導体素
子の突起電極形成方法が提供される。
Means for Solving the Problems According to the present invention, a photosensitive resin material containing an electrically conductive substance and a thermally adhesive substance is coated on the surface of a semiconductor element on which an electrode is located, and a photosensitive resin material containing an electrically conductive substance and a thermally adhesive substance is applied onto the electrode of the semiconductor element by photolithography. Provided is a method for forming protruding electrodes for a semiconductor device, characterized in that protruding electrodes are formed on the substrate.

作用 本発明による突起電極形成方法では、フォトリソグラフ
ィー技術によって半導体素子電極上に電気導電性及び熱
接着性を有する樹脂系の突起電極が形成され、この突起
電極自体が導電パターンとの接合時において電気的接続
及び機械的接合の両機能を果すことになる。
Function: In the method for forming a protruding electrode according to the present invention, a resin-based protruding electrode having electrical conductivity and thermal adhesiveness is formed on a semiconductor element electrode by photolithography technology, and this protruding electrode itself becomes electrically conductive when bonded to a conductive pattern. It functions as both physical connection and mechanical bonding.

実施例 以下、本発明による半導体素子の突起電極形成方法につ
いて詳述する。
EXAMPLES Below, a method for forming protruding electrodes of a semiconductor device according to the present invention will be described in detail.

本発明によって形成される突起電極の形成材料は、変性
アクリレート系、フェノールノボラック系、又はエポキ
シ系等の樹脂を基材とし、これに感光性成分としてそれ
ぞれの系の樹脂に対応する光硬化開始剤、電気導電性成
分としてAg、 Ni等の無機又は有機の物質、それに
熱接着性成分として熱可塑性樹脂又はロジン等を含有し
たものとすることができる。更に、必要に応じて適当な
触媒を添加し、突起電極形成材料の諸特性を調整するこ
ともできる。
The material for forming the protruding electrodes formed according to the present invention is based on a resin such as a modified acrylate type, a phenol novolac type, or an epoxy type, and a photocuring initiator corresponding to each type of resin as a photosensitive component. , an inorganic or organic substance such as Ag or Ni as an electrically conductive component, and a thermoplastic resin or rosin as a thermal adhesive component. Furthermore, various properties of the protruding electrode forming material can be adjusted by adding an appropriate catalyst as necessary.

突起電極形成材料は、半導体素子の電極が設けられてい
る面に、スピンコード、ロールコート等の適当な手段に
よって塗布される。その際、突起電極形成材料は反応性
希釈剤又は有機溶剤によって粘度を調整することもでき
る。
The protruding electrode forming material is applied to the surface of the semiconductor element on which the electrode is provided by an appropriate means such as spin cord or roll coating. At this time, the viscosity of the bump electrode forming material can also be adjusted using a reactive diluent or an organic solvent.

その後、通常のフォトリソグラフィー技術によって突起
電極が形成される。すなわち、塗布された突起電極形成
材料を乾燥した後、半導体素子電極の対応部分のみをた
とえばパターンマスク越しに例えばUV(紫外線)光に
より露光して硬化させる。
Thereafter, protruding electrodes are formed using normal photolithography techniques. That is, after drying the applied protruding electrode forming material, only the corresponding portions of the semiconductor element electrodes are exposed to, for example, UV (ultraviolet) light through a pattern mask to be cured.

そして、酢酸エチル、メチルエチルケトン等の6機溶剤
によって、突起電極形成材料の未硬化部分を除去するこ
とで、半導体素子の電極上に付着された樹脂系の突起電
極が形成される。
Then, by removing the uncured portion of the protruding electrode forming material using a 6-component solvent such as ethyl acetate or methyl ethyl ketone, a resin-based protruding electrode is formed on the electrode of the semiconductor element.

配線基板への実装の際には、形成された突起電極とこれ
らに対応する配線基板の導電パターンとを位置合せし、
半導体素子の側から加圧すると共に加熱する。このとき
の加圧圧力は10〜200kg/cm’、加熱温度は突
起電極の温度が加圧治具から半導体素子を介しての伝熱
により又は超音波加熱により100〜200℃になるよ
うに調整され、圧着時間は5秒〜5分程度である。
When mounting on a wiring board, align the formed protruding electrodes with the corresponding conductive patterns on the wiring board,
Pressure is applied from the semiconductor element side and heating is applied. The pressing pressure at this time is 10 to 200 kg/cm', and the heating temperature is adjusted so that the temperature of the protruding electrode is 100 to 200°C by heat transfer from the pressing jig through the semiconductor element or by ultrasonic heating. The crimping time is about 5 seconds to 5 minutes.

突起型極付の半導体素子をフィルムキャリアの樹脂フィ
ルムに取り付ける場合にも、同様の操作にて行うことが
できる。すなわち、半導体素子を樹脂フィルムに開けた
穴に挿入して、その穴の中まで延びた外部接続用の銅箔
のフィンガの端部と突起電極とを位置合せした後、両者
を加圧及び加熱して電気的接続及び機械的接合を得る。
Similar operations can be performed when attaching a semiconductor element with protruding poles to a resin film of a film carrier. That is, after inserting a semiconductor element into a hole made in a resin film and aligning the protruding electrode with the end of a copper foil finger for external connection that extends into the hole, both are pressurized and heated. to obtain electrical connection and mechanical bonding.

発明の効果 本発明によれば、以下の効果を奏することができる。Effect of the invention According to the present invention, the following effects can be achieved.

(1)突起電極は、半田等の金属に比しヤング率が小さ
な高分子材料であるので、外部からの機械的衝撃や振動
、あθいは接続部周辺の環境温度の変化等により発生す
る熱応力をこの突起電極で吸収緩和することができ、従
来の金属系突起電極のように、配線基板が変形したり、
接合部のはく離が生じたりすることがなく、接着機能を
もった信頼性の高い突起電極が得られる。
(1) Since the protruding electrode is made of a polymeric material with a smaller Young's modulus than metals such as solder, it may be caused by external mechanical shocks, vibrations, or changes in the environmental temperature around the connection part. Thermal stress can be absorbed and alleviated by this protruding electrode, and unlike conventional metal protruding electrodes, the wiring board will not be deformed or
A highly reliable protruding electrode with adhesive function can be obtained without peeling of the bonded portion.

(2)突起電極は半導体素子の電極上にのみ存在するの
で、従来の金属系突起電極の形成方法に比へ、半導体素
子の電極間における短絡発生の危険がないので、電極ピ
ッチの狭い半導体素子にも適用することができる。
(2) Since the protruding electrodes exist only on the electrodes of the semiconductor element, there is no risk of short circuits occurring between the electrodes of the semiconductor element compared to the conventional method of forming metal protruding electrodes. It can also be applied to

(3)突起電極は熱接着性成分を含有しているので、導
通パターンとの接合に関し、配線基板において合金を作
りにくい導電パターン材料や処理をしにくい導電パター
ン、たとえばITO(インジウム・スズ酸化物)等の材
料とでも容易に電気的接続を得ることができる。
(3) Since the protruding electrodes contain a thermally adhesive component, when bonding to the conductive pattern, it is necessary to use conductive pattern materials that are difficult to form alloys on the wiring board or conductive patterns that are difficult to process, such as ITO (indium tin oxide). ) and other materials can be easily electrically connected.

(4)実装後のデバイス特性チエツクの段階で、不良の
半導体素子が発見された場合、従来の半田付けによる接
続では半導体素子をはく離するのに300℃以上もの高
温加熱をする必要があったが、本発明による突起電極は
例えば200℃以下の低温をかけることにより、又は有
機溶剤で溶かすことにより、半導体素子を外すことがで
き、半導体素子のりペアが非常に容易である。
(4) If a defective semiconductor element is discovered at the stage of checking device characteristics after mounting, conventional soldering connections require heating to a high temperature of over 300°C to separate the semiconductor element. The protruding electrode according to the present invention allows the semiconductor element to be removed by applying a low temperature of, for example, 200° C. or less or by dissolving it with an organic solvent, and the semiconductor element can be glued together very easily.

Claims (1)

【特許請求の範囲】[Claims] 半導体素子の電極がある面に電気導電性物質及び熱接着
性物質を含有した感光性樹脂材料を塗布し、フォトリソ
グラフィー技術によって半導体素子の電極上に突起電極
を形成したことを特徴とする半導体素子の突起電極形成
方法。
A semiconductor element characterized in that a photosensitive resin material containing an electrically conductive substance and a thermal adhesive substance is applied to the surface of the semiconductor element where the electrodes are located, and protruding electrodes are formed on the electrodes of the semiconductor element by photolithography technology. method for forming protruding electrodes.
JP1145287A 1989-06-09 1989-06-09 Method for forming protruding electrode of semiconductor element Expired - Lifetime JPH0793311B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1145287A JPH0793311B2 (en) 1989-06-09 1989-06-09 Method for forming protruding electrode of semiconductor element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1145287A JPH0793311B2 (en) 1989-06-09 1989-06-09 Method for forming protruding electrode of semiconductor element

Publications (2)

Publication Number Publication Date
JPH0311740A true JPH0311740A (en) 1991-01-21
JPH0793311B2 JPH0793311B2 (en) 1995-10-09

Family

ID=15381652

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1145287A Expired - Lifetime JPH0793311B2 (en) 1989-06-09 1989-06-09 Method for forming protruding electrode of semiconductor element

Country Status (1)

Country Link
JP (1) JPH0793311B2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02280334A (en) * 1989-04-21 1990-11-16 Citizen Watch Co Ltd Semiconductor device and manufacture thereof

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02280334A (en) * 1989-04-21 1990-11-16 Citizen Watch Co Ltd Semiconductor device and manufacture thereof

Also Published As

Publication number Publication date
JPH0793311B2 (en) 1995-10-09

Similar Documents

Publication Publication Date Title
US6821878B2 (en) Area-array device assembly with pre-applied underfill layers on printed wiring board
JP3503133B2 (en) Connection method of electronic device assembly and electronic device
JP2662190B2 (en) Electronic element assembly and rework method
TW533507B (en) An electronic device an electronic device sealing method and an electronic device connecting method
JPS60262430A (en) Manufacture of semiconductor device
JP2000058709A (en) Structure and formation of lump electrode
JP3451987B2 (en) Functional element, substrate for mounting functional element, and method of connecting them
JP3501360B2 (en) Polymer reinforced column grid array
KR20140115111A (en) Method Of Forming Bump And Semiconductor device including The Same
JP2003086626A (en) Electronic component and manufacturing method thereof, and packaged body and packaging method for electronic component
JP3026204B1 (en) Bare chip mounting method
JPH02163950A (en) Mounting of semiconductor device
JP2002299809A (en) Electronic component mounting method and equipment
JP2002026071A (en) Semiconductor device and its manufacturing method, circuit board, and electronic equipment
JPH0311740A (en) Formation of bump electrode of semiconductor element
JPH02234447A (en) Method of connection semiconductor integrated circuit element
JPH10270499A (en) Ic chip mounting board
JPH02304945A (en) Packaging method of semiconductor element
JP2000315855A (en) Facedown mounting substrate and facedown mounting method
JP2002217350A (en) Method of manufacturing modular component
JPH0521520A (en) Ic mounting method
JPH01226162A (en) Connection of semiconductor chip
JP2523641B2 (en) Semiconductor device
JP3454223B2 (en) Method for manufacturing semiconductor device
JP3284890B2 (en) Bonding method of work with bump