JPH03105472A - Expected value input system - Google Patents

Expected value input system

Info

Publication number
JPH03105472A
JPH03105472A JP1241936A JP24193689A JPH03105472A JP H03105472 A JPH03105472 A JP H03105472A JP 1241936 A JP1241936 A JP 1241936A JP 24193689 A JP24193689 A JP 24193689A JP H03105472 A JPH03105472 A JP H03105472A
Authority
JP
Japan
Prior art keywords
expected value
input
time
expected
screen
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1241936A
Other languages
Japanese (ja)
Inventor
Kazuo Sasaki
和夫 佐々木
Toyohiro Shibata
柴田 豊博
Norihiko Matsumoto
松本 展彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP1241936A priority Critical patent/JPH03105472A/en
Publication of JPH03105472A publication Critical patent/JPH03105472A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To improve the efficiency of input operation by providing plural time bases on an input picture displayed on a display device and widening the time length of the input of expected value data. CONSTITUTION:An expected value storage part 22 processes an expected value which is inputted on a keyboard 25 or with a mouse 26 by the expected value processing part 23 and stores the result. An expected value display part 24 converts the expected value which is inputted numerically into a waveform by the expected value processing part 23 and displays it. The time bases are provided on the input picture displayed on the expected value display part 24 and the input time length of the expected value data can be widened. Thus, the expected value in a wide time zone can be inputted and the efficiency of the input operation can be improved.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は.LSI等の論理回路設計の検証のために使用
する論理シミュレータの出力結果と、予想される期待値
とを自動的に比較照合するために入力する期待値の入力
方法に関する。
[Detailed Description of the Invention] [Industrial Application Field] The present invention... The present invention relates to a method for inputting an expected value to automatically compare and match the output result of a logic simulator used for verifying the design of a logic circuit such as an LSI with a predicted expected value.

〔従来の技術〕[Conventional technology]

従来、論理回g設計の検証のために使用する論理シミュ
レータの出力結果と比較照合するための期待値の入力方
法としては,ディスプレイ装置の画面上に,第5図のよ
うに1つの時間軸1を表示し,複数の信号2について、
期待値3を入力していた. 〔発明が解決しようとする課題〕 上記従来技術は、入力できる時間範囲が狭く、ある信号
について、期待値を最後まで入力するためには,何回も
画面移動させる必要があり、そのたびに、画面を再作成
して表示するため、入力待ち時間が発生するのと、前の
入力結果を見たい場合があるときは、画面移動して見る
必要があり、円滑な入力ができない問題点があった.本
発明の目的は、画面移動の回数を少なくして、効率よい
入力を実現するために、時間軸を複数行設けて、入力時
間範囲を拡大し、画面移動を少なくすることにある. 〔課題を解決するための手段〕 上記目的を達成するために,本発明は、期待値を入力す
るディスプレイ装置の表示画面上に,時間軸を20行設
けて、入力時間範囲を拡大し,画面移動を1720に減
らすようにしたものである.〔作用〕 本発明では、ディスプレイ装置の画面上に、複数行(2
0行)の時間軸が表示され,出力として予想される信号
の期待値を、表示された時間軸に従がい入力していく.
時間軸が複数行あるため、広範囲の時間帯について期待
値の入力が可能となる. 〔実施例〕 以下、本発明の実施例について,図面を参照して説明す
る.第1図は,本発明の実施例を示す構成図である.本
実施例はワークステーション21においての実施例であ
り、22は期待値格納部であり、キーボード25かマウ
ス26によって入力された期待値を、期待値処理部23
によって処理して格納する.24は期待値表示部であり
、数値で入力された期待値を期待値処理部23により波
形に変換して表示させる.第2図は実施例における入力
・表示処理フローである.ステップ31は,期待値を入
力するための入力画面として時間軸20行で表示させる
処理であり、ステップ32は、入力画面へキーボード2
5(第1図)、またはマウス26(第工図)により入力
された信号名、期待値等を読み込む処理であり、ステッ
プ33は、数値で入力された期待値を図形表示するため
波形データに変換する処理であり,ステップ34は、作
られた波形データを期待値表示部24(第1図)に波形
として表示する処理である。第3図は、期待値表示部2
4(第1図)のディスプレイ装置に表示される例であり
,41は期待値を人力する場合の入力表示例であり、期
待値は数値で入力する.42は、入力された期待値を波
形に変換して表示した場合の例である. 〔発明の効果〕 本発明によれば、論理シミュレーション結果と照合すべ
き期待値の入力方法として、時間軸を複数行表示させる
ため、画面移動を頻繁に行なわな《ても広範囲の時間帯
の期待値が入力でき、入力作業の効率が向上する.
Conventionally, as a method of inputting expected values for comparison and comparison with the output results of a logic simulator used for verifying logic circuit g designs, one time axis 1 is displayed on the screen of a display device as shown in Figure 5. is displayed, and for multiple signals 2,
I had entered an expected value of 3. [Problems to be Solved by the Invention] In the above conventional technology, the time range that can be input is narrow, and in order to input the expected value to the end for a certain signal, it is necessary to move the screen many times, and each time, Since the screen is recreated and displayed, there is a waiting time for input, and if you want to see the previous input result, you have to move the screen to see it, which makes it difficult to input smoothly. Ta. An object of the present invention is to provide multiple lines of time axes, expand the input time range, and reduce screen movements in order to reduce the number of screen movements and realize efficient input. [Means for Solving the Problems] In order to achieve the above object, the present invention provides 20 lines of time axes on the display screen of a display device for inputting expected values, expands the input time range, and This reduces the number of movements to 1720. [Operation] In the present invention, a plurality of lines (two lines) are displayed on the screen of a display device.
The time axis (line 0) is displayed, and input the expected value of the signal expected as the output according to the displayed time axis.
Since there are multiple time axes, it is possible to enter expected values for a wide range of time periods. [Examples] Examples of the present invention will be described below with reference to the drawings. Figure 1 is a configuration diagram showing an embodiment of the present invention. This embodiment is an embodiment in a workstation 21, and 22 is an expected value storage unit, and the expected value inputted by the keyboard 25 or the mouse 26 is stored in the expected value processing unit 23.
It is processed and stored by . Reference numeral 24 denotes an expected value display section, in which the expected value input as a numerical value is converted into a waveform by the expected value processing section 23 and displayed. Figure 2 shows the input/display processing flow in this embodiment. Step 31 is a process of displaying 20 lines on the time axis as an input screen for inputting expected values, and step 32 is a process of displaying 20 lines on the time axis as an input screen for inputting expected values.
5 (Fig. 1) or the mouse 26 (Fig. 1). Step 33 is the process of reading the signal name, expected value, etc. input using the mouse 26 (Fig. This is a conversion process, and step 34 is a process of displaying the created waveform data as a waveform on the expected value display section 24 (FIG. 1). Figure 3 shows the expected value display section 2.
4 (Fig. 1) is an example displayed on the display device, and 41 is an example of an input display when inputting the expected value manually, and the expected value is input as a numerical value. 42 is an example in which the input expected value is converted into a waveform and displayed. [Effects of the Invention] According to the present invention, as a method for inputting expected values to be compared with logical simulation results, since the time axis is displayed in multiple lines, it is possible to input expected values in a wide range of time periods without frequently moving the screen. Values can be entered, improving the efficiency of input work.

【図面の簡単な説明】[Brief explanation of drawings]

第l図は本発明の一実施例の構成図、第2図は本実施例
の処理フロー図、第3,4図は本実施例により表示され
る入力画面と表示画面の説明図,第5図は、従来例の説
明図である. 21・・・ワークステーション、22・・・期待値格納
部、23・・・期待値処理部,24・・・期待値処理部
,25・・・キーボード、26・・・マウス、41・・
・期待値入力画面,42・・・期待値表示画面.も 1
 薗 25 2b T 第2回 第 牛 図 菓 5 図 1
Fig. 1 is a configuration diagram of an embodiment of the present invention, Fig. 2 is a processing flow diagram of this embodiment, Figs. 3 and 4 are explanatory diagrams of the input screen and display screen displayed by this embodiment, and Fig. 5 The figure is an explanatory diagram of a conventional example. 21... Workstation, 22... Expected value storage section, 23... Expected value processing section, 24... Expected value processing section, 25... Keyboard, 26... Mouse, 41...
・Expected value input screen, 42...Expected value display screen. Also 1
Sono 25 2b T 2nd Gyuzuka 5 Figure 1

Claims (1)

【特許請求の範囲】[Claims] 1、論理シミュレーションから出力されたシミュレーシ
ョン結果データと比較照合すべき期待値をディスプレイ
装置へ入力する方法において、ディスプレイ装置に表示
される入力画面上に、複数行の時間軸を設けることによ
り、期待値データの入力できる時間幅を拡げることを特
徴とする期待値入力方式。
1. In a method of inputting expected values to be compared and verified with simulation result data output from a logical simulation into a display device, by providing a multiple line time axis on the input screen displayed on the display device, the expected value can be An expected value input method characterized by expanding the time range in which data can be input.
JP1241936A 1989-09-20 1989-09-20 Expected value input system Pending JPH03105472A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1241936A JPH03105472A (en) 1989-09-20 1989-09-20 Expected value input system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1241936A JPH03105472A (en) 1989-09-20 1989-09-20 Expected value input system

Publications (1)

Publication Number Publication Date
JPH03105472A true JPH03105472A (en) 1991-05-02

Family

ID=17081776

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1241936A Pending JPH03105472A (en) 1989-09-20 1989-09-20 Expected value input system

Country Status (1)

Country Link
JP (1) JPH03105472A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06103333A (en) * 1992-09-18 1994-04-15 Pfu Ltd Method for displaying logical simulation result

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06103333A (en) * 1992-09-18 1994-04-15 Pfu Ltd Method for displaying logical simulation result

Similar Documents

Publication Publication Date Title
JP3027009B2 (en) Design capture system
JPH03105472A (en) Expected value input system
JPH08328613A (en) Method for preparing sequence/program and method for setting data
JP2904994B2 (en) Coordinate connection display method
JPS63137451A (en) Cad system
JPH0668200A (en) Logic circuit diagram input device
JPH03211675A (en) Cad drawing display system
JPH09204282A (en) Icon-type graphic user interface editor
JPH0321821A (en) Picture display device
JPS63189979A (en) Pipe line arithmetic circuit
JPH0415762A (en) Graphic editing system
JPH08220195A (en) Test pattern design system for verification
JPH04247581A (en) Arranging method for graphic in computer graphics
JPS6385975A (en) Cad system
JPH06208361A (en) Synchronism processing system for multi-media
JPS6082939U (en) Power system simulation equipment
JPH0275077A (en) Pattern processing method
JPH04310127A (en) Apt program production system
JPS63273169A (en) Function design diagram production aid equipment
JPH02145372A (en) Slip definition supporting device
JPH05216458A (en) Character pattern data converter
JPS6270943A (en) Test system for screen interactive program
JPH0877169A (en) Method and device for document processing
JPH0363878A (en) Lsi design supporting system
JPH03100596A (en) Graphic display system