JPH0290753A - Input restriction control system - Google Patents

Input restriction control system

Info

Publication number
JPH0290753A
JPH0290753A JP63242729A JP24272988A JPH0290753A JP H0290753 A JPH0290753 A JP H0290753A JP 63242729 A JP63242729 A JP 63242729A JP 24272988 A JP24272988 A JP 24272988A JP H0290753 A JPH0290753 A JP H0290753A
Authority
JP
Japan
Prior art keywords
processing
input
restriction
statistic
reference value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63242729A
Other languages
Japanese (ja)
Inventor
Akio Suetake
末武 明雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63242729A priority Critical patent/JPH0290753A/en
Publication of JPH0290753A publication Critical patent/JPH0290753A/en
Pending legal-status Critical Current

Links

Landscapes

  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

PURPOSE:To restrict and cancel an input without a delay according to a traffic condition by comparing a reference value set beforehand with statistic data from a statistic processing means, and determining and notifying the time point of the start and cancellation of input restriction. CONSTITUTION:In a processing delay supervising device 3, by receiving output processing completion time information and input processing start time information read from a memory 5 by means of a restriction deciding part 6, a statistic processing part 4 calculates a differential time, executes the statistic processing with the former data, writes the statistic data of a processing result through the restriction deciding part 6 to the memory 5, and updates the statistic data. The restriction deciding part 6 compares the statistic data read from the memory at every constant time with the reference value, and when the statistic data are larger than the reference value, an input restriction starting signal is sent to a controller 2, an input restriction is started, when the statistic data are smaller than the reference value, an input restriction canceling signal is sent, and the input restriction is cancelled. Thus, the input restriction and cancellation can be executed without the delay according to the traffic.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は入力規制方式に関し、特にパケット交換機にお
ける入力規制制御方式に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an input regulation method, and particularly to an input regulation control method in a packet switch.

〔従来の技術〕[Conventional technology]

従来、この種の入力規制制御方式は、パケ・ント交換制
御を行う制御装置のソフトウェアによりスループットの
計測、内部リソースの状態のチエ・ンクを行い、その結
果により入力規制の開始、解除を制御している。
Conventionally, this type of input restriction control method measures throughput and checks the status of internal resources using the software of the control device that performs packet exchange control, and controls the start and release of input restriction based on the results. ing.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の入力規制制御方式は、パケ・ント交換制
御を行う制御装置のソフトウェア自身がスルーブツトの
計測や内部リソースの状態チエ・ンクを行っており、交
換制御処理の負荷が大きいトラヒックのふくそう時には
入力規制制御が遅れることがあるという欠点がある。
In the conventional input restriction control method described above, the software of the control device that performs packet exchange control measures throughput and checks the status of internal resources, and during traffic congestion, which requires a heavy exchange control processing load. There is a drawback that input regulation control may be delayed.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の入力規制制御方式は、パケ・ント交換機におい
て制御装置の処理遅延を監視する処理遅延監視装置を設
け、この処理遅延監視装置は前記制御装置から入力処理
開始および出力処理終了通知を受けて処理時間を統計処
理する統計処理手段と、予め設定してある基準値と前記
統計処理手段からの統計データとを比較して入力規制の
開始。
The input regulation control method of the present invention includes a processing delay monitoring device for monitoring processing delays of a control device in a packet exchange, and this processing delay monitoring device receives input processing start and output processing completion notifications from the control device. The statistical processing means for statistically processing the processing time compares the statistical data from the statistical processing means with a preset reference value to start input regulation.

解除の時点を決定して前記制御装置に通知する規制判定
手段とを備えることを特徴とする。
The present invention is characterized by comprising a restriction determining means for determining the point of release and notifying the control device.

〔実施例〕〔Example〕

次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の入力規制制御方式の一実施例を示すブ
ロック図である。
FIG. 1 is a block diagram showing an embodiment of the input regulation control method of the present invention.

パケット交換機1に収容された回線A1回線8間のパケ
ット交換制御を行う制御装置2と、制御装置2に接続さ
れた処理遅延監視装置3とを備え、処理遅延監視装置3
は制御装置2からの入力処理開始および出力処理終了の
通知により処理時間を統計処理する統計処理部4と、予
め設定した基準値を記憶するメモリ5と、統計処理部4
からの統計データとメモリ5からの基準値とを比較して
入力規制の開始、解除の時点を決定する規制判定部6と
から構成されている。
The processing delay monitoring device 3 includes a control device 2 that performs packet switching control between the lines A1 and 8 accommodated in the packet switch 1, and a processing delay monitoring device 3 connected to the control device 2.
The statistical processing unit 4 performs statistical processing on the processing time based on notifications from the control device 2 of the start of input processing and the end of output processing, the memory 5 that stores preset reference values, and the statistical processing unit 4.
The control determining section 6 compares the statistical data from the memory 5 with the reference value from the memory 5 and determines when to start and release the input control.

続いて本実施例の動作について説明する。Next, the operation of this embodiment will be explained.

まず制御装置2は回線Aからの入力を検出すると、入力
処理を開始する前に処理遅延監視装置3に処理開始を通
知し、次いで入力処理、内部処理を実行して回線Bへの
出力処理が終了した時点で処理遅延監視装置3に出力処
理終了を通知する。
First, when the control device 2 detects input from line A, it notifies the processing delay monitoring device 3 of the start of processing before starting input processing, and then executes input processing and internal processing to output processing to line B. Upon completion, the processing delay monitoring device 3 is notified of the completion of the output processing.

制御装置2はパケット交換機1への他の入力についても
同様の交換制御処理を行う。
The control device 2 performs similar switching control processing for other inputs to the packet switching device 1.

一方、処理遅延監視装置3では、規制判定部6は制御装
置2から入力処理開始通知を受けた時、図示していない
時計から時刻を読み出して入力処理開始時刻情報をメモ
リ5に記憶し、出力処理終了通知を受けた時は同様に出
力処理終了時刻情報を記憶する。この時、統計処理部4
は規制判定部6がメモリ5から読み出した出力処理終了
時刻情報と入力処理開始時刻情報を受けてその差分時間
を計算し以前の時間データとの間の統計処理を行い、そ
の処理結果の統計データを規制判定部6を介してメモリ
5に書き込み統計データの更新を行う、この統計データ
の更新は制御装置2が交換制御処理を実行する度に行わ
れる。
On the other hand, in the processing delay monitoring device 3, when receiving the input processing start notification from the control device 2, the regulation determination unit 6 reads the time from a clock (not shown), stores the input processing start time information in the memory 5, and outputs the input processing start time information. When receiving the processing end notification, output processing end time information is similarly stored. At this time, the statistical processing section 4
The regulation determination unit 6 receives the output processing end time information and the input processing start time information read from the memory 5, calculates the difference time between them, performs statistical processing on the previous time data, and generates statistical data as a result of the processing. is written into the memory 5 via the regulation determining unit 6 to update the statistical data.This updating of the statistical data is performed every time the control device 2 executes the exchange control process.

規制判定部4は一定時間ごと(例えば10分ごと)にメ
モリ5から読み出した統計データと基準値との比較を行
って統計データ〉基準値になった時点で入力規制開始信
号を制御装置2に送出して入力規制を開始させ、また統
計データく基準値になった時点で入力規制解除信号を送
出して入力規制を解除させる。
The regulation determination unit 4 compares the statistical data read from the memory 5 with the reference value at regular intervals (for example, every 10 minutes), and sends an input regulation start signal to the control device 2 when the statistical data reaches the reference value. This signal is sent to start input regulation, and when the statistical data reaches the reference value, an input regulation release signal is sent to cancel input regulation.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明によれば、処理遅延監視装置
は制御装置に関係なく動作するので、入力規制制御のた
めのトラヒック統計処理を制御装置が行う必要がなくな
るため制御装置の負荷が軽減されるので、トラヒック状
況に応じて遅滞なく入力規制および解除を行うことがで
きる効果がある。
As explained above, according to the present invention, the processing delay monitoring device operates regardless of the control device, so the control device does not need to perform traffic statistical processing for input regulation control, and the load on the control device is reduced. Therefore, it is possible to perform input restriction and release without delay depending on the traffic situation.

・・・規制判定部。... Regulation Judgment Department.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の入力規制制御方式の一実施例を示すブ
ロック図である。
FIG. 1 is a block diagram showing an embodiment of the input regulation control method of the present invention.

Claims (1)

【特許請求の範囲】[Claims] パケット交換機において制御装置の処理遅延を監視する
処理遅延監視装置を設け、この処理遅延監視装置は前記
制御装置から入力処理開始および出力処理終了通知を受
けて処理時間を統計処理する統計処理手段と、予め設定
してある基準値と前記統計処理手段からの統計データと
を比較して入力規制の開始、解除の時点を決定して前記
制御装置に通知する規制判定手段とを備えることを特徴
とする入力規制制御方式。
A processing delay monitoring device for monitoring processing delays of a control device is provided in the packet switching equipment, and the processing delay monitoring device receives input processing start and output processing end notifications from the control device, and statistical processing means for statistically processing the processing time; The present invention is characterized by comprising a restriction determining means that compares a preset reference value with the statistical data from the statistical processing means, determines the point at which input restriction is to be started or canceled, and notifies the control device of the determination. Input regulation control method.
JP63242729A 1988-09-27 1988-09-27 Input restriction control system Pending JPH0290753A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63242729A JPH0290753A (en) 1988-09-27 1988-09-27 Input restriction control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63242729A JPH0290753A (en) 1988-09-27 1988-09-27 Input restriction control system

Publications (1)

Publication Number Publication Date
JPH0290753A true JPH0290753A (en) 1990-03-30

Family

ID=17093379

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63242729A Pending JPH0290753A (en) 1988-09-27 1988-09-27 Input restriction control system

Country Status (1)

Country Link
JP (1) JPH0290753A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5610772A (en) * 1993-03-23 1997-03-11 Ichikoh Industries Ltd. Automobile sideview mirror

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5610772A (en) * 1993-03-23 1997-03-11 Ichikoh Industries Ltd. Automobile sideview mirror

Similar Documents

Publication Publication Date Title
EP1189137A1 (en) Interruption managing device and interruption managing method
JPH0290753A (en) Input restriction control system
US5124620A (en) Control method for robots
JP2930132B2 (en) Data transmission method via serial data bus in distributed system
JP3368131B2 (en) Polling control method
JP2500446B2 (en) Collective message processing system with intermittent operation function
JPH03214254A (en) Method and device for monitoring processing delay of multiprocessor system
JPH0198017A (en) Printer controller
JPH04177535A (en) Processing control system at the time of generation of interruption factor
JPS63280364A (en) Data transfer control system
JPH05189001A (en) Controller
JP2629598B2 (en) Intermittent communication control method and intermittent communication control type remote control device using the same
JPH06161769A (en) Software down-loading system of control system
JPH03167633A (en) Control method for interruption program
KR100233082B1 (en) Method for controlling inter memory in digital signal processor
JPS61289796A (en) Interruption control system for electronic exchange system
JPH05303549A (en) Terminal data inheritance system
JPH08221288A (en) Method and system for control in terminal control device
JPH06131271A (en) Method for evading illegal time-out process
JPH0394353A (en) Input/output controller
JP2001109634A (en) System call controller and recording medium
JPS63205705A (en) Programmable controller
JPH0594427A (en) Fault monitor system for decentralized processor system
JPH05127922A (en) Interruption controller
JPH07297876A (en) Event report control system