JPH0289547U - - Google Patents
Info
- Publication number
- JPH0289547U JPH0289547U JP16745488U JP16745488U JPH0289547U JP H0289547 U JPH0289547 U JP H0289547U JP 16745488 U JP16745488 U JP 16745488U JP 16745488 U JP16745488 U JP 16745488U JP H0289547 U JPH0289547 U JP H0289547U
- Authority
- JP
- Japan
- Prior art keywords
- auxiliary storage
- storage devices
- computer
- boot
- order
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Description
第１図はこの考案の一実施例によるコンピユー
タの構成を示す構成図、第２図はこの考案のブー
トロードを実現するブートプログラムの流れ図、
第３図は従来のコンピユータの構成を示す構成図
、第４図は従来のブートロードを実現するブート
プログラムの流れ図である。
図において、２ａはハードデイスク装置、２ｂ
はフロツピーデイスク装置、２ｃはメモリーデイ
スク装置、３は補助記憶装置用制御装置、７はブ
ートデバイス順序設定手段である。なお、図中同
一符号は同一又は相当部分を示す。
FIG. 1 is a block diagram showing the configuration of a computer according to an embodiment of this invention, and FIG. 2 is a flowchart of a boot program that realizes boot loading of this invention.
FIG. 3 is a configuration diagram showing the configuration of a conventional computer, and FIG. 4 is a flowchart of a boot program that implements conventional boot loading. In the figure, 2a is a hard disk device, 2b
2c is a floppy disk device, 2c is a memory disk device, 3 is an auxiliary storage device control device, and 7 is a boot device order setting means. Note that the same reference numerals in the figures indicate the same or equivalent parts.
Claims (1)
助記憶装置と、該複数の補助記憶装置の内から１
つを選択し、そのオペレーテイングシステムのブ
ートロードを実行する補助記憶装置用制御装置と
を有したコンピユータにおいて、上記複数の補助
記憶装置を選択する順序を予め設定しておくブー
トデバイス順序設定手段を備えたことを特徴とす
るコンピユータ。 A plurality of auxiliary storage devices storing operating systems, and one auxiliary storage device from among the plurality of auxiliary storage devices.
A computer having an auxiliary storage device control device that selects one of the plurality of auxiliary storage devices and executes bootloading of the operating system includes a boot device order setting means that sets in advance the order in which the plurality of auxiliary storage devices are selected. A computer characterized by:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16745488U JPH0289547U (en) | 1988-12-24 | 1988-12-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16745488U JPH0289547U (en) | 1988-12-24 | 1988-12-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0289547U true JPH0289547U (en) | 1990-07-16 |
Family
ID=31455766
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16745488U Pending JPH0289547U (en) | 1988-12-24 | 1988-12-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0289547U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06103076A (en) * | 1992-05-27 | 1994-04-15 | Internatl Business Mach Corp <Ibm> | Computer system having security mechanism and method for controlling mechanism thereof |
-
1988
- 1988-12-24 JP JP16745488U patent/JPH0289547U/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06103076A (en) * | 1992-05-27 | 1994-04-15 | Internatl Business Mach Corp <Ibm> | Computer system having security mechanism and method for controlling mechanism thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0289547U (en) | ||
| JPH01175322U (en) | ||
| JPH0172662U (en) | ||
| JPS63107057U (en) | ||
| JPS63163043U (en) | ||
| JPS62112742U (en) | ||
| JPH0462599U (en) | ||
| JPS5972551A (en) | Memory control mechanism of computer device | |
| JPH0397704U (en) | ||
| JPS62169849U (en) | ||
| JPS6343246U (en) | ||
| JPH0474351U (en) | ||
| JPS6275542U (en) | ||
| JPH0250759U (en) | ||
| JPS6389143U (en) | ||
| JPS6095654U (en) | data transfer control device | |
| JPS6392963U (en) | ||
| JPS61126344U (en) | ||
| JPH0452246U (en) | ||
| JPH0299441U (en) | ||
| JPS6246944U (en) | ||
| JPH02126238U (en) | ||
| JPH0328599U (en) | ||
| JPH01160546U (en) | ||
| JPS6087050U (en) | data transfer control device |