JPH0253316A - Phase jitter canceller - Google Patents

Phase jitter canceller

Info

Publication number
JPH0253316A
JPH0253316A JP63203878A JP20387888A JPH0253316A JP H0253316 A JPH0253316 A JP H0253316A JP 63203878 A JP63203878 A JP 63203878A JP 20387888 A JP20387888 A JP 20387888A JP H0253316 A JPH0253316 A JP H0253316A
Authority
JP
Japan
Prior art keywords
phase
output
adaptive filter
threshold level
detection means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63203878A
Other languages
Japanese (ja)
Inventor
Yoshihisa Aotani
青谷 嘉久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63203878A priority Critical patent/JPH0253316A/en
Publication of JPH0253316A publication Critical patent/JPH0253316A/en
Pending legal-status Critical Current

Links

Landscapes

  • Filters That Use Time-Delay Elements (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

PURPOSE:To make a phase jitter canceller stable by varying the value of a correction coefficient of a tap of an FIR adaptive filter in response to a distance of a reception symbol from the origin. CONSTITUTION:The size of an input symbol is calculated by a square device 301, a threshold level given by a comparator 302 is compared with an output ¦AK¦<2> of the square device 301 and a signal representing two cases, the output ¦AK¦<2> is larger than the threshold level and smaller than the threshold level, is outputted. Then a selector 303 selects one of two kinds of correction coefficients by using the signal, and a correction coefficient alpha1 is outputted when the value ¦AK¦<2> is larger than a threshold level and a correction coefficient alpha2 is outputted when the value ¦AK¦<2> is smaller than the threshold level. Since much noise component is included in the output of a phase detector 103 when the value ¦AK¦<2> is smaller than a threshold level, the coefficient alpha1 is made small so as not to correct the tap gain of the FIR adaptive filter 105 largely, and when the value ¦AK¦<2> is larger than the threshold level conversely, the coefficient alpha2 is made large so as not to correct the tap gain of the FIR adaptive filter 105 largely. Thus, a stable phase jitter canceller is realized.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は直交振幅変調方式のデータモデムに係シ、特に
位相ジッタキャンセラに関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a data modem using quadrature amplitude modulation, and more particularly to a phase jitter canceller.

〔従来の技術〕[Conventional technology]

従来の位相ジッタキャンセラの一例を第4図に示し説明
する。
An example of a conventional phase jitter canceller is shown in FIG. 4 and will be described.

図において、401は複素乗算器、402は判定器、4
03.404は位相検出器、405は乗算器、406は
FIR(F1nit@Imputae Re5pons
e)適応フィルタ、407は三角関数発生器である。
In the figure, 401 is a complex multiplier, 402 is a judger, 4
03.404 is a phase detector, 405 is a multiplier, 406 is an FIR (F1nit@Imputae Re5pons
e) Adaptive filter, 407 is a trigonometric function generator.

そして、位相ジッタの影響を受けた受旧信号RKは次式
のように表わされる。
The received signal RK affected by the phase jitter is expressed as follows.

1t  =A  ejI′K  ・・・・・・・・・・
・・・・・ α)!      ! (j、:送信されたシンボル、θ、ニジツタによる位相
角) 一方、FIR型適応フィルタ406の出力をθ、とする
と、判定器402への入力D1は、上記(1)式にθ、
の位相回転を与えた形で表わされ、次式のようになる。
1t = A ejI'K ・・・・・・・・・・・・
... α)! ! (j,: transmitted symbol, θ, phase angle due to rainbow) On the other hand, if the output of the FIR adaptive filter 406 is θ, the input D1 to the determiner 402 is expressed as θ,
It is expressed by giving a phase rotation of , as shown in the following equation.

、)よ=A1j(θ、−〇π> 、、、、、、、、、、
、、、、、、、、、、、■)ここで、位相誤差信号をh
=θ−Q、とすれば、@8=Oになるように Q工を予
測することで、回線で乗った位相ジッタθえを抑圧でき
るわけである。
,)yo=A1j(θ,-〇π> ,,,,,,,,,,,
, , , , , , , , ■) Here, the phase error signal is h
= θ-Q, then by predicting the Q factor so that @8=O, the phase jitter θ error introduced by the line can be suppressed.

つぎに、t!の生成法であるが、従来、9寡の生成には
、FIR型適応フィルタの詳細を示す構成図でおる第5
図に示すようなFIR型適応フィルタによって生成され
る。
Next, t! However, conventionally, for the generation of 9 filters, the fifth method shown in the configuration diagram showing the details of the FIR type adaptive filter is used.
It is generated by an FIR type adaptive filter as shown in the figure.

この第5図において、501は遅延素子、502は乗算
器、503は加算器、504は複素共役乗算器、505
は加算器である。そして、INは入力を示し、ERはエ
ラー信号を示す。
In FIG. 5, 501 is a delay element, 502 is a multiplier, 503 is an adder, 504 is a complex conjugate multiplier, and 505 is a multiplier.
is an adder. Further, IN indicates an input, and ER indicates an error signal.

いま、FIR型適応フィルタの係数を01(x)(1=
e1.2・・・・・・・・・、N)、(Nはタップの数
)とすれば、フィルタの出力は次のように表わすことが
できる。
Now, the coefficient of the FIR type adaptive filter is 01(x)(1=
e1.2......,N), (N is the number of taps), the output of the filter can be expressed as follows.

1=1 よって、6里は 参、−θ、−Σ C1(t) 働’ x−1曲曲…0…
 (4)i=x となる。
1=1 Therefore, 6 ri is 3, -θ, -Σ C1(t) Work' x-1 song...0...
(4) i=x.

ここで、最大傾斜法を用いて1・、1 を最小にするタ
ップゲインを求める。
Here, the maximum slope method is used to find the tap gain that minimizes 1·,1.

1$裟1  は各タップゲインCIK関して下に凸関数
であるため、各タップゲインcxKおけるN次空間で1
8.1 の傾きを求め、その傾きが零(0)となるよう
タップゲインを更新すると最小値へ収束する。
Since 1$1 is a downward convex function for each tap gain CIK, it is 1 in the N-dimensional space for each tap gain cxK.
If the slope of 8.1 is found and the tap gain is updated so that the slope becomes zero (0), it converges to the minimum value.

θglex12 傾き=         ・・・・・・・・・・・・・
・・・・・・・・・・・ 0)θel(寛) ここで、E(’II”)を瞬時のへ2を用いて上記(5
)式を展開すると、 で表わされる。さらに、alは上記(4)式のように表
わされるので、 瞬時の傾き=−2”K ’t−1・・・・・・・・・・
・・・・・・・・・・・・・・ (7)となる。
θglex12 slope = ・・・・・・・・・・・・・・・
・・・・・・・・・・・・ 0) θel (hiro) Here, E ('II'') is converted to the above (5
) is expanded, it is expressed as . Furthermore, since al is expressed as in equation (4) above, instantaneous slope=-2"K 't-1...
・・・・・・・・・・・・・・・ (7)

よって、とのσ)式で費わされる傾きに修正係数αを乗
じてタップゲインの更新を数多く繰プ返すことで、上記
0)式と等価となり、タップゲインは結局法のように更
新することでE(参−)は最小値へ収束する。
Therefore, by multiplying the slope used by the equation σ) by the correction coefficient α and updating the tap gain many times, it becomes equivalent to the equation 0) above, and the tap gain is eventually updated modulo. As a result, E(reference-) converges to the minimum value.

CI (+t−H) = C1(+c)+α8xθト1
 °−−−−−−−−−−°−°°−@)(1: 1.
2,3.・・・・・・・・・・・・、N)なお、”1l
Ll’に−1は位相検出器の詳細を示す図である第2図
のよう々位相抽出手段を第4図に示すように接続するこ
とにより得られる。
CI (+t-H) = C1(+c)+α8xθto1
°−−−−−−−−−−°−°°−@) (1: 1.
2, 3.・・・・・・・・・・・・N) In addition, “1l
-1 at Ll' can be obtained by connecting the phase extraction means as shown in FIG. 4, as shown in FIG. 2, which is a diagram showing details of the phase detector.

第6図は受信点が原点からの距離によってノイズに対す
る位相の影響を比較した説明図である。
FIG. 6 is an explanatory diagram comparing the influence of phase on noise depending on the distance of the reception point from the origin.

この第6図において、A、Bはそれぞれ受信点を示し、
Nはノイズベクトルを示す。
In this Fig. 6, A and B respectively indicate receiving points,
N indicates a noise vector.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の位相ジッタキャンセラでは、FIR型適
応フィルタのタップゲインを更新する際エラー信号にノ
イズ成分が含まれている丸め、特にノイズ成分の多い原
点に近い受信信号によって、工2−信号が生成されると
、タップゲインの更新がノイズによって乱れるという課
題がめった。
In the conventional phase jitter canceller described above, when updating the tap gain of the FIR type adaptive filter, the error signal is rounded and the received signal close to the origin with many noise components generates a signal. In this case, there was a frequent problem that the update of the tap gain was disturbed by noise.

第6図に原点に近い受信点と遠い受信点とでノイズによ
る位相角の影響を比較した例を示す。
FIG. 6 shows an example in which the influence of noise on the phase angle is compared between a reception point close to the origin and a reception point far from the origin.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の位相ジッタキャンセラは、少なくとも、受信信
号を二軸同期検波した複素ベースバンド信号に対して制
御角度に応じた位相回転を与える位相回転手段と、この
位相回転手段の出力を入力として受信シンボルを判定し
判定したシンボルを出力する判定器と、この判定器の出
力と受信信号との位相誤差を抽出する第1の位相検出手
段と、上記判定器の出力と上記位相回転手段の出力との
位相誤差を抽出する第2の位相検出手段と、上記第1の
位相検出手段の出力を入力とし上記位相回転手段へ制御
角度を出力するFIR型適応フィルタにより構成され、
上記第2の位相検出手段の出力によりその第2の位相検
出手段の出力を小ならしめるべく上記FIR型適応フィ
ルタのタップ係数を制御する予測形ジッタキャンセラを
有するデータモデムにおいて、上記判定器の出力シンボ
ルを入力とし入力の絶対値によって上記第2の位相検出
手段の出力の大きさを制御するための信号を出力する制
御器を具備し、受信シンボルの絶対値が小さいときには
上記FIR型適応フィルタの修正係数が小さくなるよう
に制御するものである。
The phase jitter canceller of the present invention includes at least a phase rotation means for applying phase rotation according to a control angle to a complex baseband signal obtained by two-axis synchronous detection of a received signal, and a received symbol using the output of the phase rotation means as an input. a determiner that determines and outputs the determined symbol; a first phase detection means that extracts a phase error between the output of the determiner and the received signal; and a first phase detector that extracts a phase error between the output of the determiner and the output of the phase rotation means. It is composed of a second phase detection means for extracting a phase error, and an FIR type adaptive filter that receives the output of the first phase detection means and outputs a control angle to the phase rotation means,
In a data modem having a predictive jitter canceller that controls tap coefficients of the FIR type adaptive filter so as to reduce the output of the second phase detection means by the output of the second phase detection means, the output of the determiner A controller is provided that receives a symbol as input and outputs a signal for controlling the magnitude of the output of the second phase detection means according to the absolute value of the input, and when the absolute value of the received symbol is small, the FIR type adaptive filter is activated. This is to control so that the correction coefficient becomes small.

〔作用〕[Effect]

本発明においては、受信シンボルの原点からの距離に応
じてFIR型適応フィルタのタップの修正係数の大きさ
を変化させることによ’t、S/NO悪い原点に近い受
信シンボルによって抽出された位相誤差信号に対しては
修正係数を小さくして、タップの修正を抑える。
In the present invention, by changing the magnitude of the correction coefficient of the tap of the FIR type adaptive filter according to the distance from the origin of the received symbol, it is possible to improve the phase extracted by the received symbol close to the origin with poor S/NO. The correction coefficient is made small for the error signal to suppress tap correction.

〔実施例〕〔Example〕

以下、図面に基づき本発明の実施例を詳細に説明する。 Hereinafter, embodiments of the present invention will be described in detail based on the drawings.

第1図は本発明による位相ジッタキャンセラの一実施例
を示すブロック図である。
FIG. 1 is a block diagram showing an embodiment of a phase jitter canceler according to the present invention.

図において、101は位相ジッタ成分を抑圧する丸めの
複素乗算器で、この複素乗算器101は受信信号を二輪
同期検波した複素ベースバンド信号に対して制御角度に
応じ九位相回転を与える位相回転手段を構成している。
In the figure, 101 is a rounding complex multiplier that suppresses phase jitter components, and this complex multiplier 101 is a phase rotation means that applies nine phase rotations according to the control angle to a complex baseband signal obtained by two-wheel synchronous detection of a received signal. It consists of

102はこの位相回転手段の出力を入力として受信シン
ボルを判定し判定したシンボルを出力する判定器、10
3はこの判定器102の出力と複素乗算器101の出力
を入力とする位相検出器で、この位相検出器103は判
定器102の出力と上記位相回転手段出力との位相誤差
を抽出する位相検出手段を構成している。104は判定
器102の出力と受信信号を入力とする位相検出器で、
この位相検出器f04は判定器102の出力と受信信号
との位相誤差を抽出する位相検出手段を構成している。
102 is a determiner that receives the output of the phase rotation means as input, determines the received symbol, and outputs the determined symbol;
Reference numeral 3 designates a phase detector which receives the output of the determiner 102 and the output of the complex multiplier 101 as input, and this phase detector 103 is a phase detector that extracts the phase error between the output of the determiner 102 and the output of the phase rotation means. constitutes a means. 104 is a phase detector which receives the output of the determiner 102 and the received signal as input;
This phase detector f04 constitutes a phase detecting means for extracting a phase error between the output of the determiner 102 and the received signal.

105はこの位相検出器104からなる位相検出手段の
出力を入力とじ複素乗算器101からなる位相回転手段
へ制御角度を出力するFIR型適応フィルタである。そ
して、位相検出器103からなる位相検出手段の出力に
よりその位相検出手段の出力を小ならしめるべ(FIR
型適応フィルタ105のタップ係数を制御するように構
成されている。
Reference numeral 105 is an FIR type adaptive filter which inputs the output of the phase detection means made up of the phase detector 104 and outputs a control angle to the phase rotation means made up of the complex multiplier 101. Then, the output of the phase detection means consisting of the phase detector 103 is used to reduce the output of the phase detection means (FIR
The tap coefficients of the type adaptive filter 105 are controlled.

106は判定器102の出力シンボルを入力とし入力の
絶対値によって位相検出器103からなる位相検出手段
の出力の大きさを制御するための信号を出力する制御器
である。そして、受信シンボルの絶対値が小さいときに
はF’IR型適応フィルタ105の修正係数が小さくな
るように制御するように構成されている。107はFI
R型適応フィルタ105の出力を入力とし出力を複素乗
算器101へ送出する三角関数発生器、108は乗算器
である。
Reference numeral 106 denotes a controller which receives the output symbol of the determiner 102 and outputs a signal for controlling the magnitude of the output of the phase detection means consisting of the phase detector 103 according to the absolute value of the input. When the absolute value of the received symbol is small, the correction coefficient of the F'IR adaptive filter 105 is controlled to be small. 107 is FI
A trigonometric function generator 108 which receives the output of the R-type adaptive filter 105 as an input and sends the output to the complex multiplier 101 is a multiplier.

つぎにこの第1図に示す実施例の動作を説明する。Next, the operation of the embodiment shown in FIG. 1 will be explained.

まず、判定器102は複数乗算器101の出力がどのデ
ータ点として送られてきたかを判定し、判定されたデー
タシンボルを出力する。そして、この判定器102の出
力Aえと受信信号A、 、j a、からジッタの位相角
成分を抽出するのが位相検出器104でアシ、その詳細
をw、2図に示す。
First, the determiner 102 determines which data point the output of the multiple multiplier 101 is sent as, and outputs the determined data symbol. The phase detector 104 extracts the phase angle component of the jitter from the received signal A, , ja, output from the determiner 102, the details of which are shown in Figure 2.

この@2図においで、201は第1の入力、202は第
2の入力、203は複素共役器、204は乗算器、20
5は虚部選択器、206は乗算器、207は出力である
In this @2 diagram, 201 is the first input, 202 is the second input, 203 is the complex conjugator, 204 is the multiplier, 20
5 is an imaginary part selector, 206 is a multiplier, and 207 is an output.

この第2図において、入力201にはA工ej′が入力
され、入力202にはAアが入力される。この人力20
2 K入力されたAzB複素共役器203によってA−
が出力され、乗算器204によって、入力201のA、
、j#、と乗算され、つぎに乗算器204の出力l A
t l””’は虚部選択器205に入力され、さらに乗
算器206でその出力に/1□IC’!”  を乗する
ととによって、位相差成分θ、が抽出されるのである。
In this FIG. 2, an input 201 receives an input A, and an input 202 receives an input AA. This human power is 20
2K input AzB complex conjugator 203
is output, and the multiplier 204 outputs A of the input 201,
, j#, and then the output l A of the multiplier 204
t l""' is input to the imaginary part selector 205, and the multiplier 206 outputs /1□IC'! ” The phase difference component θ is extracted by multiplying by .

このようにして、位相検出器104によって抽出された
θ、はFIR型適応フィルター05のタップに入力され
る。
In this way, θ extracted by the phase detector 104 is input to the tap of the FIR adaptive filter 05.

つぎに、F’IR型適応フィルタ105のタップゲイれ
る。
Next, the tap gain of the F'IR type adaptive filter 105 is determined.

まず、第2図に詳細を示す位相検出器に、A1と出する
。この位相誤差成分に制御器108の出力である修正係
数αを乗算した後、次式のように修正されるFIR型適
応フィルタ105に入力するのである。
First, A1 is output to the phase detector whose details are shown in FIG. After this phase error component is multiplied by a correction coefficient α which is the output of the controller 108, it is input to the FIR adaptive filter 105 which is corrected as shown in the following equation.

C> (t + t ) =c1 (0+ (1e t
 a t ++ i  +++ ++++++ (9)
(i:1,2.・・・・・・・・・・・・、N)このよ
うにして、タップゲイン1へ1が最小になるように収束
してゆくのである。
C> (t + t) = c1 (0+ (1e t
a t ++ i +++ ++++++++ (9)
(i: 1, 2. . . . , N) In this way, the tap gain converges to 1 so that 1 is minimized.

このときの、制御器10Gの動作について、制御器の実
施例を示す第3図を参照して説明する。
The operation of the controller 10G at this time will be explained with reference to FIG. 3, which shows an embodiment of the controller.

この第3図において、301は自乗器、302iこの自
乗器301の出力とスレショルドを比較する比較器30
3はセレクタである。
In FIG. 3, 301 is a squarer, and 302i is a comparator 30 that compares the output of this squarer 301 with a threshold.
3 is a selector.

制御器106の入力には判定器102の出力A1が入力
される。そこで、まず、入力シンボルの大きさを自乗器
301によって算出し、つぎに、比較器302によって
与えられ念スレショルドと自乗器301の出力InK1
とを比較してlAl1があるスレショルドよ)も大きい
場合と小さい場合の2つの場合を示す信号を出力し、こ
の信号によってセレクタ303は2種類の修正係数のう
ち一方を選択し、lA31があるスレショルドよりも大
きい場合にα!。
The output A1 of the determiner 102 is input to the input of the controller 106. Therefore, first, the magnitude of the input symbol is calculated by the squarer 301, and then the magnitude of the input symbol is calculated by the comparator 302 and the output InK1 of the squarer 301 is calculated.
The selector 303 selects one of the two types of correction coefficients based on this signal, and selects one of the two types of correction coefficients when lA31 is a certain threshold. α if greater than ! .

あるスレショルドよシも小さい場合にはα2 を修正係
数αとして出力するのである。
If a certain threshold is also smaller, α2 is output as the correction coefficient α.

このとき、I’l[+  がおるスレショルドよυも小
さい場合には、位相検出器103の出力にノイズ成分が
多く含まれるのでFIR型適応フィルタ105のタップ
ゲインが大きく修正されないよう修正係数αを小さくし
てα! 、逆にα鵞は大きいものとする。
At this time, if υ is smaller than the threshold at which I'l[+ is, the output of the phase detector 103 will contain many noise components, so the correction coefficient α is set so that the tap gain of the FIR adaptive filter 105 is not modified too much. Make it smaller and α! , conversely, α is assumed to be large.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、受信シンボルの原点から
の距離に応じてFIR型適応フィルタのタップの修正係
数の大きさを変化させることにより、S/Nの悪い原点
に近い受信シンボルによつ1出された位相誤差信号に対
しては、修正係数を小さくして、タップの修正を抑える
ようにすることで、よシ安定した位相ジッタキャンセラ
を実現するができる効果がお石。
As explained above, the present invention changes the magnitude of the correction coefficient of the tap of the FIR adaptive filter according to the distance from the origin of the received symbol, thereby making it possible to improve the accuracy of the received symbol near the origin with poor S/N. By reducing the correction coefficient for the output phase error signal and suppressing the tap correction, a more stable phase jitter canceller can be realized.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明による位相ジツタキャンセ2の一実施例
を示すブロック図、M2図は第1図における位相検出器
の実施例を示すブロック図、第3図は第1図における制
御器の実施例を示すブロック図、第4図は従来の位相ジ
ッタキャンセラの一例を示すブロック図、第5図は第4
図におけるFIR型適応フィルタの詳細を示す構成図、
第6図は受信点が原点からの距離によってノイズに対す
る位相の影響を比較し九説明図である。 101・・・・複素乗算器、102−・・・判定器、1
G3,104  ・番・・位相検出器、105−・・φ
FIR型適応フィルタ、106・・−・制御器。
FIG. 1 is a block diagram showing an embodiment of the phase jitter canceller 2 according to the present invention, FIG. M2 is a block diagram showing an embodiment of the phase detector in FIG. 1, and FIG. 3 is an embodiment of the controller in FIG. 1. 4 is a block diagram showing an example of a conventional phase jitter canceller, and FIG. 5 is a block diagram showing an example of a conventional phase jitter canceller.
A configuration diagram showing details of the FIR type adaptive filter in the figure,
FIG. 6 is an explanatory diagram comparing the influence of phase on noise depending on the distance of the receiving point from the origin. 101...Complex multiplier, 102-...Determiner, 1
G3,104 ・No.・・Phase detector, 105−・・φ
FIR type adaptive filter, 106...controller.

Claims (1)

【特許請求の範囲】[Claims]  少なくとも、受信信号を二軸同期検波した複素ベース
バンド信号に対して制御角度に応じた位相回転を与える
位相回転手段と、この位相回転手段の出力を入力として
受信シンボルを判定し判定したシンボルを出力する判定
器と、この判定器の出力と受信信号との位相誤差を抽出
する第1の位相検出手段と、前記判定器の出力と前記位
相回転手段の出力との位相誤差を抽出する第2の位相検
出手段と、前記第1の位相検出手段の出力を入力とし前
記位相回転手段へ制御角度を出力するFIR型適応フィ
ルタにより構成され、前記第2の位相検出手段の出力に
より該第2の位相検出手段の出力を小ならしめるべく前
記FIR型適応フィルタのタップ係数を制御する予測形
ジッタキャンセラを有するデータモデムにおいて、前記
判定器の出力シンボルを入力とし入力の絶対値によつて
前記第2の位相検出手段の出力の大きさを制御するため
の信号を出力する制御器を具備し、受信シンボルの絶対
値が小さいときには前記FIR型適応フィルタの修正係
数が小さくなるように制御することを特徴とする位相ジ
ッタキャンセラ。
At least a phase rotation means for applying phase rotation according to a control angle to a complex baseband signal obtained by two-axis synchronous detection of a received signal, and a received symbol is determined using the output of this phase rotation means as input, and the determined symbol is output. a first phase detection means for extracting a phase error between the output of the determiner and the received signal; and a second phase detecting means for extracting a phase error between the output of the determiner and the output of the phase rotation means. It is composed of a phase detection means and an FIR type adaptive filter which receives the output of the first phase detection means and outputs a control angle to the phase rotation means, and the second phase is determined by the output of the second phase detection means. In a data modem having a predictive jitter canceller that controls the tap coefficients of the FIR type adaptive filter in order to reduce the output of the detection means, the second It is characterized by comprising a controller that outputs a signal for controlling the magnitude of the output of the phase detection means, and controlling the correction coefficient of the FIR type adaptive filter to become small when the absolute value of the received symbol is small. phase jitter canceller.
JP63203878A 1988-08-18 1988-08-18 Phase jitter canceller Pending JPH0253316A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63203878A JPH0253316A (en) 1988-08-18 1988-08-18 Phase jitter canceller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63203878A JPH0253316A (en) 1988-08-18 1988-08-18 Phase jitter canceller

Publications (1)

Publication Number Publication Date
JPH0253316A true JPH0253316A (en) 1990-02-22

Family

ID=16481213

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63203878A Pending JPH0253316A (en) 1988-08-18 1988-08-18 Phase jitter canceller

Country Status (1)

Country Link
JP (1) JPH0253316A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5102981A (en) * 1989-10-18 1992-04-07 Mitsui Petrochemical Industries Ltd. Imide prepolymer from bisimide, diamine and tribromophenylmaleimide
GB2296412B (en) * 1994-12-20 1999-11-03 Fujitsu Ltd Phase jitter extraction circuit and phase jitter cancellation circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5102981A (en) * 1989-10-18 1992-04-07 Mitsui Petrochemical Industries Ltd. Imide prepolymer from bisimide, diamine and tribromophenylmaleimide
GB2296412B (en) * 1994-12-20 1999-11-03 Fujitsu Ltd Phase jitter extraction circuit and phase jitter cancellation circuit

Similar Documents

Publication Publication Date Title
JP2885269B2 (en) Adaptive control filter
US7978799B2 (en) Adaptive digital filter, FM receiver, signal processing method, and program
US4035735A (en) Demodulator comprising a phase shift circuit for controlling outputs of an automatic equalizer
US4638495A (en) Automatic adaptive equalizer
WO1982004488A1 (en) Adaptive techniques for automatic frequency determination and measurement
US6434193B1 (en) Apparatus and method for waveform equalization coefficient generation
JPH0253316A (en) Phase jitter canceller
US5084902A (en) Jitter canceller with an initial value setting circuit for an adaptive filter
NO314780B1 (en) data receiving apparatus
US5787124A (en) Quadrature detector and amplitude error correction method for quadrature detector
JPWO2009142027A1 (en) Carrier wave reproducing apparatus and method, and demodulating apparatus
US5550866A (en) Digital demodulator reference signal generator having DC blocker and first Hilbert transformation with quadrature output followed by gain staging and combination for second Hilbert transformation quadrature output
US5767739A (en) Digital demodulator for quadrature amplitude and phase modulated signals
US4263671A (en) Sampling clock correction circuit
JPH08317012A (en) Digital demodulator
US6445752B1 (en) Apparatus and method for phase tracking in a demodulator
US5650953A (en) Reciprocal number arithmetic operating method and circuit which are used in modem
JPH03227156A (en) Phase jitter canceller
KR100261180B1 (en) Carrier recovery circuit
JPH05207082A (en) Timing extracting method
JPH034647A (en) Phase jitter canceller
JP2533136B2 (en) Phase jitter interference canceller
JPH03280708A (en) Adaptive equalizer
US6353631B1 (en) Quadrature amplitude modulation signal demodulation circuit having improved interference detection circuit
JP2929366B2 (en) Digital AM demodulator and method