JPH0252297B2 - - Google Patents

Info

Publication number
JPH0252297B2
JPH0252297B2 JP60197503A JP19750385A JPH0252297B2 JP H0252297 B2 JPH0252297 B2 JP H0252297B2 JP 60197503 A JP60197503 A JP 60197503A JP 19750385 A JP19750385 A JP 19750385A JP H0252297 B2 JPH0252297 B2 JP H0252297B2
Authority
JP
Japan
Prior art keywords
peripheral
pid
sid
host computer
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60197503A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6170649A (ja
Inventor
Pii Sariban Jeemusu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Inc
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Publication of JPS6170649A publication Critical patent/JPS6170649A/ja
Publication of JPH0252297B2 publication Critical patent/JPH0252297B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L61/00—Network arrangements, protocols or services for addressing or naming
    • H04L61/50—Address allocation
    • H04L61/5038—Address allocation for local use, e.g. in LAN or USB networks, or in a controller area network [CAN]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Computer And Data Communications (AREA)
JP60197503A 1984-09-07 1985-09-06 周辺装置のアドレス割当て方法 Granted JPS6170649A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US64854184A 1984-09-07 1984-09-07
US648541 1984-09-07

Publications (2)

Publication Number Publication Date
JPS6170649A JPS6170649A (ja) 1986-04-11
JPH0252297B2 true JPH0252297B2 (enExample) 1990-11-13

Family

ID=24601209

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60197503A Granted JPS6170649A (ja) 1984-09-07 1985-09-06 周辺装置のアドレス割当て方法

Country Status (3)

Country Link
EP (1) EP0173905A2 (enExample)
JP (1) JPS6170649A (enExample)
CA (1) CA1249374A (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4730251A (en) * 1985-10-28 1988-03-08 International Business Machines Corporation Automatic I/O address assignment
JPS62299440A (ja) * 1986-06-19 1987-12-26 Isuzu Motors Ltd 異常検出装置付車両のクラツチ制御装置
US5053883A (en) * 1988-12-23 1991-10-01 Scientific-Atlanta, Inc. Terminal polling method
US5787305A (en) * 1995-04-25 1998-07-28 Pc-Tel, Inc. Host signal processing modem using a software simulation of a UART
DE19733906C2 (de) 1997-08-05 1999-09-30 Siemens Ag Verfahren zur automatischen Adreßvergabe, Bussystem zur automatischen Adreßvergabe und Kommunikationsteilnehmer, die im Bussystem bzw. im Rahmen des Verfahrens einsetzbar sind
DE19931202A1 (de) * 1999-07-07 2001-01-11 Philips Corp Intellectual Pty Modulare Bedieneinrichtung für videotechnische Geräte
AU6702500A (en) 1999-08-23 2001-03-19 Pilz Gmbh And Co. Method of configuring a safe station and a safe control system using the same

Also Published As

Publication number Publication date
JPS6170649A (ja) 1986-04-11
CA1249374A (en) 1989-01-24
EP0173905A2 (en) 1986-03-12

Similar Documents

Publication Publication Date Title
US4773005A (en) Dynamic address assignment system
US5063494A (en) Programmable data communications controller
US5165022A (en) Channel and control unit having a first I/O program protocol for communication with a main processor and a second universal I/O program protocol for communication with a plurality of I/O adapters
EP0221303B1 (en) Automatic i/o address assignment
EP0308408B1 (en) Information transfer method and arrangement
US6389495B1 (en) Dedicated circuit and method for enumerating and operating a peripheral device on a universal serial bus
CA1241766A (en) Communication controller using multiported random access memory
US4488231A (en) Communication multiplexer having dual microprocessors
US5809334A (en) Receive packet pre-parsing by a DMA controller
EP0459714A2 (en) Interrupt processing allocation in a multiprocessor system
US5410709A (en) Mechanism for rerouting and dispatching interrupts in a hybrid system environment
JPH0426743B2 (enExample)
US4523310A (en) Synchronous communications multiplexer
EP0476962A2 (en) System for configuring a shared storage
US5444860A (en) Translator system for message transfers between digital units operating on different message protocols and different clock rates
CA1169158A (en) Communication multiplexer variable priority scheme
JPH0252297B2 (enExample)
US5404137A (en) High speed transition signalling communication system
EP0049158B1 (en) I/o data processing system
EP0424658A2 (en) Computer system
KR920004061B1 (ko) 입/출력 제어 시스템 재구성용 시스템
CA1169157A (en) Communication multiplexer having an apparatus for establishing a single line priority
EP0060535A2 (en) Multiprocessor network
JP2602922B2 (ja) 負荷の分散処理方法
CA1066440A (en) Time division multiplexed loop communication system with dynamic allocation of channels