JPH0248912B2 - - Google Patents

Info

Publication number
JPH0248912B2
JPH0248912B2 JP54039076A JP3907679A JPH0248912B2 JP H0248912 B2 JPH0248912 B2 JP H0248912B2 JP 54039076 A JP54039076 A JP 54039076A JP 3907679 A JP3907679 A JP 3907679A JP H0248912 B2 JPH0248912 B2 JP H0248912B2
Authority
JP
Japan
Prior art keywords
unit matrix
degrees
storage means
dot
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP54039076A
Other languages
Japanese (ja)
Other versions
JPS55130582A (en
Inventor
Hiroaki Miura
Akira Konno
Motofumi Konishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP3907679A priority Critical patent/JPS55130582A/en
Publication of JPS55130582A publication Critical patent/JPS55130582A/en
Priority to US06/450,352 priority patent/US4566002A/en
Publication of JPH0248912B2 publication Critical patent/JPH0248912B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明はマトリツクスで表現されたドツトパタ
ーンを例えば90度回転させたドツトパターンを発
生させるパターン発生装置に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a pattern generation device that generates a dot pattern obtained by rotating a dot pattern expressed in a matrix by, for example, 90 degrees.

[従来技術の説明とその問題点] 従来パターンを回転させるには、ソフトウエア
でマトリツクス演算を行なう方法が使用されてい
る。この方法は多くの処理を必要とし、迅速なド
ツトパターンの回転が得られなかつた。
[Description of Prior Art and its Problems] Conventionally, in order to rotate a pattern, a method of performing matrix calculation using software is used. This method required a lot of processing and did not allow rapid rotation of the dot pattern.

また、文字表示装置においては文字のドツトパ
ターンが方向性を持つ(横書きまたは縦書き)よ
うに記憶されている場合が多く、横書きと縦書き
の両方が行なえる文字表示装置では横書き用文字
ドツトパターンと縦書き用文字ドツトパターンの
2種類を用意する必要がある。したがつて、メモ
リ容量を2倍必要とすることになり、横書きおよ
び縦書きの双方の文字表示を許容するシステムで
はメモリが増加して経済性が悪くなる。
In addition, in character display devices, character dot patterns are often stored with directionality (horizontal or vertical writing), and in character display devices that can perform both horizontal and vertical writing, character dot patterns for horizontal writing are It is necessary to prepare two types: a character dot pattern for vertical writing, and a character dot pattern for vertical writing. Therefore, twice the memory capacity is required, and in a system that allows character display in both horizontal and vertical writing, the memory increases and becomes uneconomical.

更に、従来の文字処理装置において、ハードウ
エアによつてドツトパターンの回転を行うものも
あるにはあつたが、余計な周辺回路等を必要と
し、コスト的にも処理速度の面でも問題があつ
た。
Furthermore, some conventional character processing devices rotate dot patterns using hardware, but this requires extra peripheral circuits and poses problems in terms of cost and processing speed. Ta.

[問題点を解決するための手段及び作用] 本発明は、記憶手段に記憶されたパターンデー
タをその読み出し順序の制御によつて回転するこ
とによつて、特別な回転処理のため周辺回路が簡
素化される安価なパターン発生装置を提供するこ
とを目的とする。
[Means and effects for solving the problem] The present invention rotates the pattern data stored in the storage means by controlling the readout order, thereby simplifying the peripheral circuitry for special rotation processing. The purpose of the present invention is to provide an inexpensive pattern generating device that can be

本発明は、ドツトパターン回転処理を迅速に行
なえ、例えば横(縦)書き用に配列記憶された文
字のドツトパターンの向きを縦(横)書きができ
るような文字ドツトパターンに変換することもで
きるパターン発生装置を提供しようとするもので
ある。
The present invention can quickly perform dot pattern rotation processing, and can also convert, for example, the orientation of character dot patterns arranged and stored for horizontal (vertical) writing into character dot patterns that can be written vertically (horizontal). The present invention aims to provide a pattern generator.

[実施例] 以下本発明の一実施例を図面に従い説明する。[Example] An embodiment of the present invention will be described below with reference to the drawings.

第1図は本発明によるドツトパターンの分割法
を示すもので一文字のドツトパターンをM行、N
列の単位マトリクス群AMNに分割し、更に単位マ
トリクスAmnを第2図に示す様に各ドツトに対
応した要素Aijに分割する。
Figure 1 shows the method of dividing a dot pattern according to the present invention, in which a dot pattern of one character is divided into M lines and N lines.
It is divided into a unit matrix group AMN of columns, and the unit matrix Amn is further divided into elements Aij corresponding to each dot as shown in FIG.

単位マトリツクスAmnの各要素aijを第2図の
様に順次配列し、(i・j)ビツト1語のメモリ
に蓄える。例えばi=j=4の場合は1語16ビツ
トのメモリに蓄えてもよいし、1語8ビツトのメ
モリの場合はメモリ素子を2組用意し、この2組
のメモリが同時にアクセス出来るようにしておけ
ばよい。1語4ビツトのメモリの場合は4組、1
語1ビツトの場合は16組用意すればよいのは当然
である。ここで重要なことは(i・j)ビツトが
同時にアクセス出来るということである。
Each element aij of the unit matrix Amn is sequentially arranged as shown in FIG. 2 and stored in a (i.j) bit one word memory. For example, if i = j = 4, it may be stored in a memory with 16 bits per word, or if the memory is 8 bits per word, two sets of memory elements may be prepared and these two sets of memories can be accessed at the same time. Just leave it there. In the case of memory with 4 bits per word, 4 sets, 1
Naturally, in the case of a 1-bit word, it is sufficient to prepare 16 sets. What is important here is that (i and j) bits can be accessed simultaneously.

係るメモリを(M・N)個用意すればドツトパ
ターンの全ドツトが蓄えられる。
If (M·N) such memories are prepared, all the dots of the dot pattern can be stored.

このようにドツトパターンを分割したメモリを
用いてパターンを発生させる場合A11,A12
A13,…AMNという順序でメモリにアクセスし出
力されたデータ即ちaijを第3図に示す様にa11
a12,a13という順にパターン発生器のビデオ信号
として使用すれば通常のパターンが得られる。
When a pattern is generated using a memory in which the dot pattern is divided in this way, A 11 , A 12 ,
The memory is accessed in the order of A 13 ,...A MN , and the output data, i.e., aij, is a 11 , a 11 , as shown in Figure 3.
A normal pattern can be obtained by using a 12 and a 13 in this order as a video signal for a pattern generator.

又メモリへのアクセスをAM1,A(M-1)1,…,
A11,AM2,A(M-1)2,…,AMN,…,A1Nという順
序に切り換え且つ出力されたデータaijをai1
a(i-1)1,…a21,a11という順序でパターン発生器
のビデオ信号として使用すれば右に90度回転した
パターンが得られる。
Also, access to memory is A M1 , A (M-1)1 ,...,
Switch the order of A 11 , A M2 , A (M-1)2 , ..., A MN , ..., A 1N and output data aij as ai 1 ,
If the sequence a (i-1)1 , ...a 21 , a 11 is used as a video signal for a pattern generator, a pattern rotated 90 degrees to the right can be obtained.

同様にAM,N,AM(N-1),…AM2,AM1,…A(M-1)2
A(M-1)1…A1
Similarly, A M,N , A M(N-1) , ...A M2 , A M1 , ...A (M-1)2 ,
A (M-1)1 …A 1

Claims (1)

【特許請求の範囲】 1 横方向及び縦方向がそれぞれM(行)xi(ドツ
ト)、N(列)xj(ドツト)で構成されるパターン
データを横方向及び縦方向にそれぞれMxN個の
単位マトリクスに分割して記憶した記憶手段と、 前記記憶手段のパターンデータの列方向、行方
向の夫々をドツト単位で計数する計数手段と、 前記計数手段の計数に応答して、前記記憶手段
のパターンデータを構成する単位マトリクスの正
常配列をA11,A12,……,A1N,A21,A22,…
…,AM1,……,AMN(但し、Anoは当該パターン
データを構成するm行・n列目の単位マトリク
ス)として、時計方向に対して90度回転時を
AM1,A(M-1)1,……,A11,AM2,A(M-1)2,……,
AMN,……,A1N、時計方向に180度回転時を
AMN,AM(N-1),……,AM1,A(M-1)N,A(M-1)(N-1)
……,A1N,……,A11、時計方向に270度回転時
をA1N,A2N,……,AMN,A1(N-1),A2(N-1),…
…,A11,……AM1の順で前記記憶手段から読み
出す読み出し制御手段と、 前記読み出し制御手段により、i(ドツト)xj
(ドツト)で構成される各単位マトリクスが正常
配列で前記記憶手段から読み出されたときは、各
単位マトリクスを構成するドツトデータを正常配
列a11,a12,……,a1j,a21,a22,……,ai1
…,aij(但し、arsは各単位マトリクスを構成する
r行、s列目のドツトデータ)の順で出力するデ
ータ線を選択し、各単位マトリクスが90度回転す
る順序で読み出されたときは、各単位マトリクス
を構成するドツトデータをai1,a(i-1)1,……,
a11,ai2,a(i-1)2,……,aij,……,a1jの順で出
力するデータ線を選択し、各単位マトリクスが
180度回転する順序で読み出されたときは、各単
位マトリクスを構成するドツトデータをaij
ai(j-1),……,ai1,a(i-1)j,a(i-1)(j-1),……,a1
j

……,a11の順で出力するデータ線を選択し、各
単位マトリクスが270度回転する順序で読み出さ
れたときは、各単位マトリクスを構成するドツト
データをa1j,a2j,……,aij,a1(j-1),a2(j-1),…
…,a11,……,ai1の順で出力するデータ線を選
択するよう、前記計数手段の計数に応答して切り
換えられるスイツチ手段とを具備し、 前記記憶手段に記憶されたパターンデータを0
度、90度、180度、270度回転したパターンとして
出力することを特徴とするパターン発生装置。 (但し、M、N、i、jは2以上の整数とす
る。) 2 前記記憶手段に記憶されたパターンデータの
行及び列の単位マトリクスの個数はM=N=p
(pは2以上の整数とする。)個であり、各単位マ
トリクスの行及び列のドツトデータの個数はi=
j=q(qは2以上の整数とする。)個であること
を特徴とする特許請求の範囲第1項記載のパター
ン発生装置。
[Claims] 1. Pattern data consisting of M (rows) xi (dots) and N (columns) xj (dots) in the horizontal and vertical directions, respectively, into MxN unit matrices in the horizontal and vertical directions, respectively. storage means for dividing and storing the pattern data in the storage means; counting means for counting the pattern data in the storage means in dot units in the column direction and the row direction; and in response to the count by the counting means, the pattern data in the storage means The normal arrangement of the unit matrices constituting A 11 , A 12 , ..., A 1N , A 21 , A 22 , ...
…, A M1 , …, A MN (however, A no is the unit matrix of m row and n column that constitutes the pattern data), when rotated 90 degrees clockwise.
A M1 , A (M-1)1 , ..., A 11 , A M2 , A (M-1)2 , ...,
A MN , ..., A 1N , when rotated 180 degrees clockwise
A MN , A M(N-1) , ..., A M1 , A (M-1)N , A (M-1)(N-1) ,
..., A 1N , ..., A 11 , when rotated 270 degrees clockwise, A 1N , A 2N , ..., A MN , A 1(N-1) , A 2(N-1) ,...
..., A 11 , ...A M1 from the storage means in the order of i (dot) xj.
When each unit matrix consisting of (dots) is read out from the storage means in a normal arrangement, the dot data forming each unit matrix is read out in the normal arrangement a 11 , a 12 , ..., a 1j , a 21 , a 22 , ..., a i1 ...
..., a ij (where a rs is the dot data of the r row and the s column constituting each unit matrix), and the data lines are selected to be output in the order in which each unit matrix is rotated by 90 degrees. , the dot data constituting each unit matrix is a i1 , a (i-1)1 , ...,
Select the data lines to be output in the order of a 11 , a i2 , a (i-1)2 , ..., a ij , ..., a 1j and check that each unit matrix is
When read out in the order of 180 degree rotation, the dot data constituting each unit matrix is a ij ,
a i(j-1) , ..., a i1 , a (i-1)j , a (i-1)(j-1) , ..., a 1
j
,
When the data lines to be output are selected in the order of ..., a 11 , and each unit matrix is read out in the order of rotation by 270 degrees, the dot data forming each unit matrix is a 1j , a 2j , ... , a ij , a 1(j-1) , a 2(j-1) ,…
..., a 11 , ..., a i1 , the switch means being switched in response to the count of the counting means, and the pattern data stored in the storage means being 0
A pattern generator characterized by outputting patterns rotated by 90 degrees, 90 degrees, 180 degrees, and 270 degrees. (However, M, N, i, and j are integers of 2 or more.) 2. The number of unit matrices of rows and columns of pattern data stored in the storage means is M=N=p.
(p is an integer of 2 or more), and the number of dot data in the rows and columns of each unit matrix is i =
2. The pattern generating device according to claim 1, wherein j=q (q is an integer of 2 or more).
JP3907679A 1979-03-30 1979-03-30 Character pattern generator Granted JPS55130582A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP3907679A JPS55130582A (en) 1979-03-30 1979-03-30 Character pattern generator
US06/450,352 US4566002A (en) 1979-03-30 1982-12-16 Data output apparatus capable of rotating data output therefrom relative to data input thereto

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3907679A JPS55130582A (en) 1979-03-30 1979-03-30 Character pattern generator

Publications (2)

Publication Number Publication Date
JPS55130582A JPS55130582A (en) 1980-10-09
JPH0248912B2 true JPH0248912B2 (en) 1990-10-26

Family

ID=12543015

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3907679A Granted JPS55130582A (en) 1979-03-30 1979-03-30 Character pattern generator

Country Status (1)

Country Link
JP (1) JPS55130582A (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57129491A (en) * 1981-02-03 1982-08-11 Sanyo Electric Works Station name indicator
JPS584187A (en) * 1981-06-30 1983-01-11 松下電器産業株式会社 Character rotation method
JPS59128586A (en) * 1983-01-14 1984-07-24 富士ゼロックス株式会社 Vertically/horizontally readable memory array
JP2647073B2 (en) * 1984-10-02 1997-08-27 データイースト 株式会社 Graphic display device
US4745560A (en) * 1985-10-15 1988-05-17 International Business Machines Corporation Method of controlling a bit-image printer

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5487128A (en) * 1977-12-09 1979-07-11 Ibm Image revolving device for display unit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5487128A (en) * 1977-12-09 1979-07-11 Ibm Image revolving device for display unit

Also Published As

Publication number Publication date
JPS55130582A (en) 1980-10-09

Similar Documents

Publication Publication Date Title
US4845664A (en) On-chip bit reordering structure
US4806920A (en) Device for producing an output image while giving an original image a rotation of 90, 180, or 270
KR960702249A (en) MOTION ESTIMATION COPROCESSOR
GB1360930A (en) Memory and addressing system therefor
JPS6325672B2 (en)
JPH023515B2 (en)
JPH0248912B2 (en)
JPH04311897A (en) Semiconductor memory
US4163281A (en) Method and apparatus for the rotation of a binary-data matrix, intended particularly to be used as a storage unit having a two-way access mode for electronic computers
US4935897A (en) Semiconductor memory device suitable for use as a dot image buffer for a printer
US7231413B2 (en) Transposition circuit
US4559611A (en) Mapping and memory hardware for writing horizontal and vertical lines
US5193203A (en) System for rearranging sequential data words from an initial order to an arrival order in a predetermined order
JP3124852B2 (en) Data transfer circuit and address array
JP2723056B2 (en) Data converter
JPH11306343A (en) Rotational processing device for two-dimensional data
JP2643533B2 (en) Image information rotation device
JPH0554132A (en) Memory device for rotating image
JPH05120121A (en) Storage device with address converting function
JPS58207170A (en) Picture processing system
KR950033862A (en) Interface method and device with RAM
JPS59128586A (en) Vertically/horizontally readable memory array
SU1108507A1 (en) Storage with multiformat data access
JPS5912487A (en) Character pattern conversion circuit
Lee Efficient address generation in a parallel processor