JPH0236237U - - Google Patents

Info

Publication number
JPH0236237U
JPH0236237U JP11610588U JP11610588U JPH0236237U JP H0236237 U JPH0236237 U JP H0236237U JP 11610588 U JP11610588 U JP 11610588U JP 11610588 U JP11610588 U JP 11610588U JP H0236237 U JPH0236237 U JP H0236237U
Authority
JP
Japan
Prior art keywords
output level
control loop
loop circuit
level
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11610588U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP11610588U priority Critical patent/JPH0236237U/ja
Publication of JPH0236237U publication Critical patent/JPH0236237U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Control Of Amplification And Gain Control (AREA)
  • Circuits Of Receivers In General (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案の一実施例による制御ループ
回路のブロツク図、第2図はこの考案の他の実施
例を示す制御ループ回路のブロツク図、第3図は
従来の制御ループ回路のブロツク図である。 図において、1はRF入力端子、2はRF増幅
器、3はLO入力端子、4は周波数変換器、5は
IFフイルター、6はIF増幅器、7は周波数補
正器、8はIF出力端子、9は可変減衰器、10
は方向性結合器、11はレベル検出器、12は差
動増幅器、13は基準電圧を示す。なお、図中、
同一符号は同一、又は相当部分示す。
Fig. 1 is a block diagram of a control loop circuit according to one embodiment of this invention, Fig. 2 is a block diagram of a control loop circuit showing another embodiment of this invention, and Fig. 3 is a block diagram of a conventional control loop circuit. It is. In the figure, 1 is an RF input terminal, 2 is an RF amplifier, 3 is an LO input terminal, 4 is a frequency converter, 5 is an IF filter, 6 is an IF amplifier, 7 is a frequency corrector, 8 is an IF output terminal, and 9 is a variable attenuator, 10
11 is a directional coupler, 11 is a level detector, 12 is a differential amplifier, and 13 is a reference voltage. In addition, in the figure,
The same reference numerals indicate the same or corresponding parts.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 高速に周波数が変化する広帯域RF入力信号を
IF信号に周波数変換する周波数変換器の出力レ
ベルを検出し、入力レベルを変化させることによ
り出力レベルを一定にしたことを特徴とする制御
ループ回路。
A control loop circuit characterized in that the output level of a frequency converter that converts a wideband RF input signal whose frequency changes rapidly into an IF signal is detected, and the output level is kept constant by changing the input level.
JP11610588U 1988-09-01 1988-09-01 Pending JPH0236237U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11610588U JPH0236237U (en) 1988-09-01 1988-09-01

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11610588U JPH0236237U (en) 1988-09-01 1988-09-01

Publications (1)

Publication Number Publication Date
JPH0236237U true JPH0236237U (en) 1990-03-08

Family

ID=31358340

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11610588U Pending JPH0236237U (en) 1988-09-01 1988-09-01

Country Status (1)

Country Link
JP (1) JPH0236237U (en)

Similar Documents

Publication Publication Date Title
JPH0236237U (en)
JPS62203530U (en)
JPS60145729U (en) Tracking type bandpass filter circuit
JPH0346881U (en)
JPS62168163U (en)
JPH0268516U (en)
JPH0394820U (en)
JPS6381515U (en)
JPH03105030U (en)
JPS60145730U (en) Tracking type bandpass filter circuit
JPH0210616U (en)
JPH0358043U (en)
JPH0398522U (en)
JPS62158672U (en)
JPH03128320U (en)
JPH0298514U (en)
JPH0464817U (en)
JPS61103918U (en)
JPH0268533U (en)
JPH03109428U (en)
JPH03104882U (en)
JPH03105039U (en)
JPH0415328U (en)
JPH0380376U (en)
JPS63147023U (en)