JPH0231536B2 - - Google Patents
Info
- Publication number
- JPH0231536B2 JPH0231536B2 JP56151671A JP15167181A JPH0231536B2 JP H0231536 B2 JPH0231536 B2 JP H0231536B2 JP 56151671 A JP56151671 A JP 56151671A JP 15167181 A JP15167181 A JP 15167181A JP H0231536 B2 JPH0231536 B2 JP H0231536B2
- Authority
- JP
- Japan
- Prior art keywords
- wire
- balanced
- line
- network
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/40—Circuits
- H04B1/54—Circuits using the same frequency for two directions of communication
- H04B1/58—Hybrid arrangements, i.e. arrangements for transition from single-path two-direction transmission to single-direction transmission on each of two paths or vice versa
- H04B1/581—Hybrid arrangements, i.e. arrangements for transition from single-path two-direction transmission to single-direction transmission on each of two paths or vice versa using a transformer
- H04B1/582—Hybrid arrangements, i.e. arrangements for transition from single-path two-direction transmission to single-direction transmission on each of two paths or vice versa using a transformer with automatic balancing
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15167181A JPS5853233A (ja) | 1981-09-25 | 1981-09-25 | 平衡結線網整合方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15167181A JPS5853233A (ja) | 1981-09-25 | 1981-09-25 | 平衡結線網整合方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5853233A JPS5853233A (ja) | 1983-03-29 |
| JPH0231536B2 true JPH0231536B2 (enrdf_load_stackoverflow) | 1990-07-13 |
Family
ID=15523688
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15167181A Granted JPS5853233A (ja) | 1981-09-25 | 1981-09-25 | 平衡結線網整合方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5853233A (enrdf_load_stackoverflow) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL7805416A (nl) * | 1978-05-19 | 1979-11-21 | Philips Nv | Zelf-instellende vorkschakeling. |
-
1981
- 1981-09-25 JP JP15167181A patent/JPS5853233A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5853233A (ja) | 1983-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5255317A (en) | Subscriber line interface circuit for serving ISDN subscribers using echo cancellers and POTS subscribers | |
| US4161633A (en) | Subscriber line/trunk circuit | |
| US5253291A (en) | Hybrid balance and combination codec filter circuit | |
| EP0506276B1 (en) | ISDN to analog interface | |
| JP2794999B2 (ja) | エコーキャンセル方式 | |
| US4203009A (en) | Unbalanced/balanced converter circuits | |
| US5771262A (en) | Impedance adapter for network coupler cable | |
| JPH0231536B2 (enrdf_load_stackoverflow) | ||
| US3767861A (en) | 3 to 10 port conference circuit | |
| US4493949A (en) | Parallel operation of telephone equipment on a digital loop | |
| JP2758139B2 (ja) | デジタルループ伝送システムの信号損失の自動調整用回路 | |
| CA1181186A (en) | Transformerless hybrid circuits | |
| JP3193799B2 (ja) | 通信端末装置 | |
| JPH0522417B2 (enrdf_load_stackoverflow) | ||
| JPH0224426B2 (enrdf_load_stackoverflow) | ||
| KR960011832B1 (ko) | 데이타 회선 단말 장치를 공중 전화 교환망에 접속하기 위한 커플링 장치 및 그를 포함한 데이타 회선 단말 장치와 그 데이타 회선 단말 장치를 구비한 워크스테이션 | |
| US4178484A (en) | Long line telephone system with an amplifying substation | |
| US6343069B1 (en) | Apparatus and method for automatic and adaptive adjustment of build-out capacitance to balance a hybrid | |
| JPS6230546B2 (enrdf_load_stackoverflow) | ||
| JP3185864B2 (ja) | 2線式加入者回路 | |
| US7010120B2 (en) | Method for adjusting a ringing signal current in a subscriber line and circuit arrangement | |
| JPS637691B2 (enrdf_load_stackoverflow) | ||
| JPS63204925A (ja) | エコ−キヤンセラ | |
| GB2055021A (en) | Telephone line circuit | |
| EP1111807A2 (en) | Line card apparatus and method for echo cancellation |