JPH02309619A - Manufacture of electronic component - Google Patents

Manufacture of electronic component

Info

Publication number
JPH02309619A
JPH02309619A JP1130848A JP13084889A JPH02309619A JP H02309619 A JPH02309619 A JP H02309619A JP 1130848 A JP1130848 A JP 1130848A JP 13084889 A JP13084889 A JP 13084889A JP H02309619 A JPH02309619 A JP H02309619A
Authority
JP
Japan
Prior art keywords
solder
soldering
lead terminal
terminal
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1130848A
Other languages
Japanese (ja)
Inventor
Shozo Yamashita
山下 正三
Kazuo Oishi
一夫 大石
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP1130848A priority Critical patent/JPH02309619A/en
Publication of JPH02309619A publication Critical patent/JPH02309619A/en
Pending legal-status Critical Current

Links

Landscapes

  • Manufacturing Of Electrical Connectors (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)

Abstract

PURPOSE:To prevent solder from flowing out to a lead terminal and hence improve productivity upon forming in joining a terminal connecting electrode with the lead terminal using the solder, by masking a soldered portion with a heat-resistant, corrosion resistant material. CONSTITUTION:In dip soldering of a terminal connecting electrode 2 formed on an insulating substrate 1 with a lead terminal 3, a solder 5 pool surface is covered with a mask 4 of a heat-resistant, corrosion resistant material such as stainless through which a hole is formed slightly more widely in its outer periphery than a projection view of component previously impregnated in the solder pool. The hole 7 is impregnated with the purposed component for soldering. Thereupon, the component enters the mask opening part 7 and hence a gap between the ends of the component and the mask 4 is narrowed. Further, since the surface tension of the solder 5 is high, the amount of the solder 5 entering that gap is limited in itself. Hereby, the connecting solder 5 is prevented from flowing out in a large amount along a lead terminal surface and permits highly reproducible soldering to be performed.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は絶縁基板上の端子接続用電極にリード線をはん
だ接続したリード端子付電子部品の製造方法に関するも
のである。
DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention relates to a method of manufacturing an electronic component with lead terminals in which lead wires are soldered to terminal connection electrodes on an insulating substrate.

従来の技術 リード端子付電子部品の端子接続方法として。Conventional technology As a terminal connection method for electronic components with lead terminals.

はんだによる接続が従来より最も一般的に使用されてお
り、ハイブリッドIC1抵抗ネツトワーク、各種フィル
ター素子等その応用分野は非常に多岐にわたっている。
Solder connections have traditionally been most commonly used, and their applications are extremely wide-ranging, including hybrid IC1 resistor networks and various filter elements.

その具体的手段の一つは噴流方式や浸漬方式等に代表さ
れる接触方式である。また近年、電子部品の小型化微細
ピッチ化に対応するため、ライトビーム方式やレーザー
ビーム方式などで代表される非接触方式はんだ付け方式
の技術開発も非常に活発化している。
One of the specific methods is a contact method such as a jet method or an immersion method. In addition, in recent years, in order to respond to the miniaturization and finer pitch of electronic components, technological development of non-contact soldering methods, typified by light beam methods and laser beam methods, has become very active.

基板上電極に、はんだ付けされるリードフレームには、
はんだ濡れ性を確保するためスズメッキやはんだメッキ
等を施しであるものが多く用いられる。
The lead frame that is soldered to the electrode on the board has a
In order to ensure solder wettability, those coated with tin plating or solder plating are often used.

また基板上電極とはんだ付けされたリード端子は1表面
実装型部品のようにガルウィング型やJリード型にフォ
ーミングされたり所定寸法にり一ビ切断される場合が一
般的である。
Further, the lead terminals soldered to the electrodes on the substrate are generally formed into a gull-wing type or J-lead type or cut into a predetermined size like a surface mount type component.

発明が解決しようとする課題 しかしながら1以上説明した従来の技術は以下の問題点
を有している。
Problems to be Solved by the Invention However, the above-described conventional techniques have the following problems.

第一に、絶縁基板上の電極とリード端子をはんだ付けす
る際、接続用はんだがリード端子表面に沿って外部に流
出し、その結果リード端子の板厚が不均一になるという
現象が発生しやすかった。
First, when soldering electrodes and lead terminals on an insulating substrate, the connection solder flows out along the surface of the lead terminals, resulting in uneven thickness of the lead terminals. It was easy.

第二には、リード端子はんだ付け後に端子フォーミング
を行う場合およびモールド成形を行う場合、前記はんだ
流出層の形成により、フォーミング金型およびモールド
金型の摩耗が促進され、金型寿命が短くなるという問題
を有していた。また。
Second, when terminal forming or molding is performed after lead terminal soldering, the formation of the solder flow layer accelerates the wear of the forming die and the mold die, shortening the life of the die. I had a problem. Also.

多量のはんだぐずが発生するため歩留りが低下したり作
業性が著しく低下するという欠点があった。
This method has disadvantages in that a large amount of solder waste is generated, resulting in lower yields and significantly lower workability.

第三として、前記はんだ流出層の膜厚がばらつくことに
よシ、フォーミング時およびモールド成形時に端子にか
かる荷重が不均一になる。その結果端子接着強度を劣化
させeb、リードフレームのフォーミンク精度を低下さ
せ九シ、一方モールド成形においては、金型密着の不具
合いによる樹脂材の漏れでの不良、ナ法精度の不良およ
び金型自身の摩耗という欠点がある。
Thirdly, due to variations in the thickness of the solder flow layer, the load applied to the terminals during forming and molding becomes non-uniform. As a result, the terminal adhesive strength deteriorates, and the forming accuracy of the lead frame decreases.On the other hand, in mold forming, defects due to leakage of resin material due to poor mold adhesion, poor precision of the inner method, and metallurgy occur. The drawback is that the mold itself wears out.

第四の問題として、挿入型部品、実装型部品いずれの場
合にもグリント基板への実装性を低下させる点が挙げら
れる。具体的には挿入型部品の場合、前記流出はんだ層
によりリード端子板厚が増加し挿入不良が発生する。面
実装型部品の場合は前記フォーミング精度の低下により
マウンタ等の実装精度が低下したシはんだ付け不良が多
発するという問題を有していた。
A fourth problem is that the mountability on the glint board is degraded in both cases of insertion-type components and mounting-type components. Specifically, in the case of an insertion type component, the lead terminal plate thickness increases due to the leaked solder layer, resulting in insertion failure. In the case of surface-mounted components, there has been a problem in that the mounting accuracy of the mounter and the like is reduced due to the reduction in forming accuracy, resulting in frequent occurrence of soldering defects.

第五では、最近の軽薄短小により、リード端子ピッチの
微細化が活発化しており、それがゆえに、はんだ流出に
おいてお互いの端子をブリッジさせるという問題が多発
し、歩留り悪化の原因ともなっている。
Fifth, with the recent trend toward lighter, thinner, and shorter lead terminals, lead terminal pitches have become increasingly finer, which has led to frequent problems of bridging of terminals due to solder flow, which is also a cause of yield deterioration.

第六には、はんだ流出により、そのはんだの消費拡大と
もなっており、資源的、経営的面で損失は免れない。
Sixth, solder leakage increases the consumption of that solder, which inevitably causes losses in terms of resources and management.

本発明は上記欠点に鑑み、リード端子へのはんだ流出を
防止することにより、フォーミング時の生産性を向上さ
せ、尚かつ生産性1品質性において、再現性のある均一
な製品を提供することにある。
In view of the above drawbacks, the present invention aims to improve productivity during forming by preventing solder from flowing to lead terminals, and to provide uniform products with reproducibility in terms of productivity and quality. be.

課題を解決する九めの手段 本発明は上記課題を解決するため、絶縁基板の表面ま念
は裏面あるいは両面に形成した端子接続用電極と、前記
端子接続用電極に対してはんだ付け接続されるリード端
子を有し、前記端子接続用電極と前記リード端子のディ
プはんだ接合において、予めはんだ浴に浸漬される部品
の投影図より外周で若干広めに開孔されたステンレス等
の耐熱耐腐食性材料のマスクではんだ浴表面を覆い、そ
の穴に目的とする部品を浸漬することによりはんだ付け
を行うものである。
Ninth Means for Solving the Problems In order to solve the above problems, the present invention provides a method in which the front surface of an insulating substrate is connected to a terminal connection electrode formed on the back surface or both surfaces by soldering to the terminal connection electrode. A heat-resistant and corrosion-resistant material such as stainless steel, which has a lead terminal and has a hole slightly wider on the outer periphery than the projection of the component to be immersed in the solder bath in advance for dip soldering of the terminal connection electrode and the lead terminal. Soldering is performed by covering the surface of the solder bath with a mask and immersing the target component into the hole.

作用 上記方法により、絶縁基板上電極とリード端子をはんだ
付けする際、マスク開孔部に部品が入り込んでおり、部
品の端とマスクの端との間隙が狭い状態になっており、
しかもはんだの表面張力が大きいため、その間隙に入り
込むはんだの量はおのずと制約を受ける。このことによ
り接続用はんだがリード端子表面に沿って大量に外部に
流出することがなく、また再現性よくはんだ付けが可能
である。この方法は、はんだの非常に大きな表面張力の
性質を利用しtもので、はんだ表面の状態(噴流式のも
のであれば、はんだの波の状態およびその高低状態、静
止浴であれば高低の厳密な管理状態等)の制約を受けな
い。
Effect: When the electrodes on the insulated substrate and the lead terminals are soldered using the method described above, the parts are inserted into the openings of the mask, and the gap between the ends of the parts and the ends of the mask is narrow.
Moreover, since the surface tension of solder is large, the amount of solder that can enter the gap is naturally limited. This prevents a large amount of connection solder from flowing out along the surface of the lead terminal, and allows soldering with good reproducibility. This method takes advantage of the property of extremely large surface tension of solder, and the condition of the solder surface (if it is a jet type, the condition of the solder waves and their height and height, and if it is a static bath, the condition of the solder waves and its height). It is not subject to restrictions such as strict management conditions, etc.

実施例 以下、本発明の実施例について図面を参照しながら説明
する。
EXAMPLES Hereinafter, examples of the present invention will be described with reference to the drawings.

第1図、第2図は本発明の一実施例におけるはんだ付け
方法の断面図を示すものである。第1図において、1は
絶縁基板を示し、96%アルミナの無機系セラミックス
やガラスエポキシ基板等の材料が多く用いられる。2は
端子接続用電極を示し、一般にCu 、ムg、Pd−A
g材が用いられる。
FIGS. 1 and 2 are cross-sectional views of a soldering method according to an embodiment of the present invention. In FIG. 1, numeral 1 indicates an insulating substrate, and materials such as 96% alumina inorganic ceramics and glass epoxy substrates are often used. 2 indicates a terminal connection electrode, which is generally made of Cu, Mug, Pd-A.
g material is used.

3はリード端子を示し、青銅や4270イ等が用いられ
る。4は本発明のはんだ付けに用いるマスクで、ステン
レス等の耐熱耐腐食性材料を用いる。
3 indicates a lead terminal, which is made of bronze, 4270I, or the like. 4 is a mask used for soldering according to the present invention, and is made of a heat-resistant and corrosion-resistant material such as stainless steel.

5は端子取り付け用はんだを示し、共晶はんだや高温は
んだが多く用いられる。6は部品の浮き防止のためのガ
イドである。ここで、リード端子3とマスク開孔部7の
間隙にはんだが入シ込もうとしているが、はんだ5の表
面張力によシそのはんだ5の量が制約される。第2図に
部品をはんだ液中に浸漬する前の状態を示している。
5 indicates a solder for attaching a terminal, and eutectic solder or high-temperature solder is often used. 6 is a guide for preventing parts from floating. Here, solder is about to enter the gap between the lead terminal 3 and the mask opening 7, but the amount of solder 5 is restricted by the surface tension of the solder 5. FIG. 2 shows the state of the component before it is immersed in the solder solution.

第3図および第4図は本発明の池の電子部品の実施例を
示す図で、第3図のものは絶縁基板1の一方の端部にリ
ード端子3を接続する場合の例、第4図のものは、第3
図の構造の部品において。
FIGS. 3 and 4 are diagrams showing embodiments of the electronic component of the present invention. The one in the figure is the third one.
In the parts of the structure shown.

リード端子31&:同一方向に引出す場合の例である。Lead terminals 31 &: This is an example where the leads are pulled out in the same direction.

発明の詳細 な説明したように本発明は、はんだの非常に大きな表面
張力を利用したはんだ付け製造方法であり、はんだ表面
の状態(噴流式のものであれば、はんだの波の状態およ
びその高低状態、静止浴であれば高低の厳密な管理状態
等)の制約を受けず、均一に目的部分へのはんだ接合が
可能であり、しかも必要最小限のはんだ量にて接合し、
尚かつ外部へのはんだ流出を防止でき、その結果フォー
ミング時およびモールド成形時のはんだぐず発生の低減
による生産性の向上を図ることができ、かつ端子強度劣
化が少なく、端子寸法精度と実装性に優れ、金型の寿命
の拡大にもつながり、生産面。
Detailed Description of the Invention As described above, the present invention is a soldering manufacturing method that utilizes the extremely large surface tension of solder. It is possible to uniformly solder the target part without being constrained by conditions (such as strict control of height in the case of a static bath, etc.), and it is possible to join with the minimum amount of solder required.
Furthermore, solder leakage to the outside can be prevented, and as a result, productivity can be improved by reducing the generation of solder waste during forming and molding, and there is little deterioration in terminal strength, resulting in improved terminal dimensional accuracy and mounting performance. Excellent in terms of production, which also extends the life of the mold.

品質面およびコスト面でその実用的効果は大なるものが
ある。
It has great practical effects in terms of quality and cost.

【図面の簡単な説明】[Brief explanation of drawings]

第1図及び第2図は本発明の一実施例による電子部品の
製造方法におけるはんだ付け方法の断面図、第3図及び
第4図はそれぞれ本発明の池の実施例による電子部品の
製造方法におけるはんだ付け方法を示す断面図である。 1・・・・・・絶縁基板、2・・・・・・端子接続用電
極、3・・・・・・リード端子、4・・・・・・マスク
、5・・・・・はんだ、T・・・・・・マスク開孔部。 代理人の氏名 弁理士 粟 野 重 孝 ほか1名3−
−ゾ −ド篇チ 第2図 第 3 rA ど
1 and 2 are cross-sectional views of a soldering method in an electronic component manufacturing method according to an embodiment of the present invention, and FIGS. 3 and 4 are respectively sectional views of an electronic component manufacturing method according to an embodiment of the present invention. FIG. 3 is a sectional view showing a soldering method in FIG. 1...Insulating substrate, 2...Terminal connection electrode, 3...Lead terminal, 4...Mask, 5...Solder, T・・・・・・Mask opening. Name of agent: Patent attorney Shigetaka Awano and 1 other person3-
- Zord Edition Chi Figure 2 Figure 3 rA etc.

Claims (1)

【特許請求の範囲】[Claims]  絶縁基板と、前記絶縁基板の表面または裏面あるいは
両面に形成した端子接続用電極と、前記端子接続用電極
に対してはんだ付け接続されるリード端子を有し、前記
端子接続用電極と前記リード端子のはんだ接合において
、被はんだ付け部を耐熱耐腐食性材料にてマスキングを
行うことを特徴とする電子部品の製造方法。
an insulating substrate, a terminal connecting electrode formed on a front surface, a back surface, or both surfaces of the insulating substrate, and a lead terminal connected to the terminal connecting electrode by soldering, the terminal connecting electrode and the lead terminal; 1. A method of manufacturing an electronic component, which comprises masking the soldered part with a heat-resistant and corrosion-resistant material during soldering.
JP1130848A 1989-05-24 1989-05-24 Manufacture of electronic component Pending JPH02309619A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1130848A JPH02309619A (en) 1989-05-24 1989-05-24 Manufacture of electronic component

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1130848A JPH02309619A (en) 1989-05-24 1989-05-24 Manufacture of electronic component

Publications (1)

Publication Number Publication Date
JPH02309619A true JPH02309619A (en) 1990-12-25

Family

ID=15044107

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1130848A Pending JPH02309619A (en) 1989-05-24 1989-05-24 Manufacture of electronic component

Country Status (1)

Country Link
JP (1) JPH02309619A (en)

Similar Documents

Publication Publication Date Title
US7632112B2 (en) Electrical contact component, coaxial connector, and electrical circuit device including the same
US5710064A (en) Method for manufacturing a semiconductor package
US7245006B2 (en) Palladium-spot leadframes for high adhesion semiconductor devices and method of fabrication
US20010054753A1 (en) Semiconductor package and mount board, and mounting method using the same
DE102011076886A1 (en) Power semiconductor device
US5742483A (en) Method for producing circuit board assemblies using surface mount components with finely spaced leads
US6292083B1 (en) Surface-mount coil
JPH02309619A (en) Manufacture of electronic component
JPS61183950A (en) Manufacture of lead frame for semiconductor
JPH11168276A (en) Component mounting method
KR20050019664A (en) Semiconductor package having solder balls
JP2000091493A (en) Surface-mounted semiconductor device
JPH06216298A (en) Leadframe, and manufacture thereof
JPH0380558A (en) Electronic parts provided with lead terminals
JPH09275106A (en) Structure of bump and its forming method
KR100355746B1 (en) Substrate for manufacturing semiconductor package and method for manufacturing the same
JPS6325715Y2 (en)
JPH06252310A (en) Lead frame and manufacture thereof
JPH05226502A (en) Wiring board and connection structure thereof
JPH04174546A (en) Manufacture of semiconductor lead frame
JPS6193654A (en) Resin sealed type semiconductor device
JPH0821768B2 (en) Printed wiring board
JPH01110754A (en) Resin-sealed semiconductor integrated circuit device
JPH04130743A (en) Tab tape
JPH06268132A (en) Lead frame for semiconductor device