JPH022721A - Phase locked loop oscillation circuit - Google Patents

Phase locked loop oscillation circuit

Info

Publication number
JPH022721A
JPH022721A JP63148960A JP14896088A JPH022721A JP H022721 A JPH022721 A JP H022721A JP 63148960 A JP63148960 A JP 63148960A JP 14896088 A JP14896088 A JP 14896088A JP H022721 A JPH022721 A JP H022721A
Authority
JP
Japan
Prior art keywords
ambient temperature
voltage
phase
oscillation circuit
controlled oscillator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63148960A
Other languages
Japanese (ja)
Inventor
Shinichi Fukukawa
福川 伸一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63148960A priority Critical patent/JPH022721A/en
Publication of JPH022721A publication Critical patent/JPH022721A/en
Pending legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

PURPOSE:To stabilize the operation of a voltage controlled oscillator and to prevent step out from being generated by providing an ambient temperature detecting means at a phased locked loop oscillation circuit provided with the voltage controlled oscillator, and impressing a voltage corresponding to a detected temperature on the voltage controlled oscillator as a control voltage. CONSTITUTION:When an ambient temperature is raised, an analog signal is generated in an ambient temperature detector 7, and it is converted to a digital signal by an A/D converter 8, and is inputted to a memory circuit 9. The digital signal corresponding to the one is outputted from the circuit 9, and it is recovered to the analog signal by a D/A converter 10, and is inputted to the voltage controlled oscillator 4, and a variable capacitance device 5 is controlled by the output of the oscillator, then, oscillation output not being affected by the change of the ambient temperature can be obtained. Also, when the ambient temperature drops, a reverse voltage is impressed on the device 5, and the oscillation output not being affected by the ambient temperature can be obtained similarly. Therefore, no change is generated in a frequency and the step-out can be prevented from occurring.

Description

【発明の詳細な説明】 逢丘北1 本発明は位相同期発振回路に関し、特に通信装置等の同
期回路として使用される位相同期発振回路に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a phase synchronized oscillation circuit, and more particularly to a phase synchronized oscillation circuit used as a synchronization circuit for communication devices and the like.

良土弦1 従来、この種の位相同期発振回路は出力周波数が数百[
HIIZ]@域であった。その従来の位相同期発振回路
について第21を用いて説明する。第2図は従来の位相
同期発振回路の構成を示す系統図である0図において従
来の位相同期発振回路は、圧電発振器1と、位相比較器
2と、ループフィルタ3と、電圧制御圧電発振器4と、
分周器6とを含んで構成されている。
Gen Ryodo 1 Conventionally, this type of phase-locked oscillator circuit has an output frequency of several hundred [
HIIZ]@ area. The conventional phase synchronized oscillation circuit will be explained using the twenty-first. FIG. 2 is a system diagram showing the configuration of a conventional phase-locked oscillator circuit. In FIG. and,
The frequency divider 6 is configured to include a frequency divider 6.

かかる構成からなる従来の位相同期発振回路では、圧電
発振器1の発振出力及びそれと同じ周波数まで分周され
た分周器6の出力が位相比較器2にて位相比較され、こ
の位相差信号をループフィルタ3を介して平滑化した後
、電圧制御圧電発振器4に入力することにより電圧制御
圧電発振器4と圧電発振器1との出力の位相を一致(つ
まり同′期)させるようになっている。
In the conventional phase-locked oscillator circuit having such a configuration, the oscillation output of the piezoelectric oscillator 1 and the output of the frequency divider 6 divided to the same frequency are phase-compared in the phase comparator 2, and this phase difference signal is looped. After smoothing through the filter 3, the output is inputted to the voltage controlled piezoelectric oscillator 4, so that the phases of the outputs of the voltage controlled piezoelectric oscillator 4 and the piezoelectric oscillator 1 are matched (that is, synchronized).

゛この場合、電圧制御圧電発振器4は可変容量素子5(
例えば、バリキャップ)を有しており、この可変容量素
子5の一端に制御電圧を加えるとともに、他端に内部バ
イアスをかけるという構成となっていた。
゛In this case, the voltage controlled piezoelectric oscillator 4 has a variable capacitance element 5 (
For example, the variable capacitance element 5 has a configuration in which a control voltage is applied to one end of the variable capacitance element 5, and an internal bias is applied to the other end.

しかしながら、この場合、電圧制御圧電発振器4の周波
数温度特性により同期する範囲がシフトしてしまい、高
温時または低温時において同期がずれやすくなるという
欠点があった0例えば、第4図に示されているように周
囲の温度Tが高くなるに従って発振周波数の変化Δf/
fがマイナス方向に大きくなり、第5図に示されている
ように同期範囲がシフトしてしまうという欠点があった
However, in this case, the synchronization range shifts due to the frequency-temperature characteristics of the voltage-controlled piezoelectric oscillator 4, and there is a drawback that synchronization tends to shift at high or low temperatures.For example, as shown in FIG. As the ambient temperature T increases, the oscillation frequency changes Δf/
There was a drawback that f increased in the negative direction and the synchronization range shifted as shown in FIG.

1皿ム旦預 本発明の目的は周囲の温度が変動しても同期がはずれに
くい位相同期発振回路を提供することである。
SUMMARY OF THE INVENTION An object of the present invention is to provide a phase-locked oscillator circuit that is less likely to lose synchronization even if the ambient temperature fluctuates.

九肌立璽羞 本発明の位相同期発振回路は、電圧制御発振器を有する
位相同期発振回路であって、周囲の温度を検出する温度
検出手段と、前記温度検出手段により検出された温度に
応じた電圧を制御電圧として前記電圧制御発振器に印加
する電圧印加手段とを有することを特徴とする。
The phase-locked oscillation circuit of the present invention is a phase-locked oscillation circuit having a voltage controlled oscillator, and includes a temperature detection means for detecting an ambient temperature, and a temperature detection means for detecting the temperature detected by the temperature detection means. It is characterized by comprising a voltage applying means for applying a voltage as a control voltage to the voltage controlled oscillator.

衷姐ヱ 以下、図面を用いて本発明の詳細な説明する。Sister Hereinafter, the present invention will be explained in detail using the drawings.

第1図は本発明による位相同期発振回路の一実施例の構
成を示す系統図であり、第2図と同等部分は同一符号に
より示されている。図において、本発明の一実施例によ
る位相同期発振回路は、圧電発振器1と、位相比較器2
と、ループフィルタ3と、電圧制御圧電発振器4と、分
周器6とを含んで構成されている。
FIG. 1 is a system diagram showing the configuration of an embodiment of a phase-locked oscillation circuit according to the present invention, and parts equivalent to those in FIG. 2 are indicated by the same symbols. In the figure, a phase synchronized oscillation circuit according to an embodiment of the present invention includes a piezoelectric oscillator 1 and a phase comparator 2.
, a loop filter 3 , a voltage-controlled piezoelectric oscillator 4 , and a frequency divider 6 .

また、本実施例による位相同期発振回路は、周囲温度検
出器7と、A/D (アナログ/ディジタル)変換器8
と、メモリ回路9と、D/A (ディジタル/アナログ
)変換器10とを含んで構成されている。
The phase synchronized oscillation circuit according to this embodiment also includes an ambient temperature detector 7 and an A/D (analog/digital) converter 8.
, a memory circuit 9 , and a D/A (digital/analog) converter 10 .

周囲温度検出器7は周知の温度センサ(例えば、サーシ
スタ)を有し、周囲の温度の変化を所定のアナログ信号
に変換してA/D変換器8に送出するものである。
The ambient temperature detector 7 has a well-known temperature sensor (for example, a sursistor), and converts changes in ambient temperature into a predetermined analog signal and sends it to the A/D converter 8.

A/D変換器8は、入力されたアナログ信号をディジタ
ル信号に変換してメモリ回路9に送出するものである。
The A/D converter 8 converts the input analog signal into a digital signal and sends it to the memory circuit 9.

メモリ回路9はA/D変換器8からのディジタル信号に
よって指定されたアドレスに温度補償に必要な電圧に相
当するディジタル信号が予め記憶されているものである
。したがって、周囲の温度が変化すると、それに応じて
メモリ回路9から温度補償に必要なディジタル信号が送
出されることにな、る。
The memory circuit 9 has a digital signal corresponding to the voltage necessary for temperature compensation stored in advance at an address designated by the digital signal from the A/D converter 8. Therefore, when the ambient temperature changes, the memory circuit 9 will send out a digital signal necessary for temperature compensation accordingly.

D/A変換器10はメモリ回路9からのディジタル信号
をアナログ信号に変換し、電圧制御圧電発振器4に送出
するものである。
The D/A converter 10 converts the digital signal from the memory circuit 9 into an analog signal and sends it to the voltage-controlled piezoelectric oscillator 4.

電圧制御圧電発振器4は可変容量素子5を有し、この可
変容量素子5の一端には位相比較器2の出力がループフ
ィルタ3を介して入力され、他端ににはD/A変換器1
0の出力であるアナログ信号が入力されている。
The voltage controlled piezoelectric oscillator 4 has a variable capacitance element 5, the output of the phase comparator 2 is input to one end of the variable capacitance element 5 via a loop filter 3, and the D/A converter 1 is input to the other end of the variable capacitance element 5.
An analog signal that is an output of 0 is input.

圧電発振器1;位相比較器2、ループフィルタ3及び分
周器6は従来の位相同期発振回路(第2図参照)と同等
の機能を有するものである。
The piezoelectric oscillator 1; the phase comparator 2, the loop filter 3, and the frequency divider 6 have functions equivalent to those of a conventional phase-locked oscillator circuit (see FIG. 2).

かかる構成において、周囲の温度が高くなると、それを
周囲温度検出器7が検出し、アナログ信号が送出される
。すると、そのアナログ信号はA/D変換器8でディジ
タル信号に変換された後、メモリ回路9に入力される。
In such a configuration, when the ambient temperature increases, the ambient temperature detector 7 detects it and sends out an analog signal. Then, the analog signal is converted into a digital signal by the A/D converter 8 and then input to the memory circuit 9.

そしてメモリ回路9からはそのディジタル信号に対応す
るディジタル信号が送出され、D/A変換器10でアナ
ログ信号に変換された後、電圧制御圧電発振器4に入力
される。このアナログ信号によって可変容量素子5を制
御することにより、周囲の温度の変化に”影響されない
発振出力が得られるのである。
A digital signal corresponding to the digital signal is sent from the memory circuit 9, converted into an analog signal by the D/A converter 10, and then input to the voltage-controlled piezoelectric oscillator 4. By controlling the variable capacitance element 5 using this analog signal, an oscillation output that is not affected by changes in ambient temperature can be obtained.

また、周囲の温度が低くなった場合には、上記の場合と
逆の電圧が可変容量素子5に加えられ、やはり周囲の温
度の変化に影響されない発振出力が得られるのである。
Further, when the ambient temperature becomes low, a voltage opposite to that in the above case is applied to the variable capacitance element 5, and an oscillation output that is not affected by changes in the ambient temperature can be obtained.

つまり、本発明は、周囲の温度が変化すると、その影響
を打消すような電圧が可変容量素子に加えられるため、
安定した発振出力が得られるのである。したがって、第
3図に示されているように周囲の温度Tが変動しても周
波数の変化△f/fがほとんどなくなり、第5図に示さ
れているように同期範囲もほとんどシフトしなくなるの
である。
In other words, in the present invention, when the ambient temperature changes, a voltage is applied to the variable capacitance element to cancel out the effect of the change.
A stable oscillation output can be obtained. Therefore, as shown in Figure 3, even if the ambient temperature T fluctuates, the frequency change △f/f will be almost negligible, and as shown in Figure 5, the synchronization range will hardly shift. be.

九匪五羞1 以上説明したように本発明は、周囲の温度の変動に影響
されない安定した電圧制御圧電発振器を構成することに
より、常に一定の同期範囲を得ることができ、同期をは
ずれにくくすることができるという効果がある。
As explained above, the present invention provides a stable voltage-controlled piezoelectric oscillator that is unaffected by fluctuations in ambient temperature, thereby making it possible to always obtain a constant synchronization range and making it difficult to lose synchronization. It has the effect of being able to

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の実施例による位相同期発振回路の構成
を示す系統図、第2図は従来の位相同期発振回路の構成
を示す系統図、第3図は本発明の実施例による位相同期
発振回路の周波数−温度特性の一例、第4図は従来の位
相同期発振回路の周波数−温度特性の一例、第5図は従
来の位相同期発振回路の同期範囲一温度特性の一例、第
6図は本発明の実施例による位相同期発振回路の同期純
血−温度特住の一例である。 主要部分の符号の説明 4・・・・・・電圧制御圧電発振器 5・・・・・・可変容量素子
FIG. 1 is a system diagram showing the configuration of a phase-locked oscillation circuit according to an embodiment of the present invention, FIG. 2 is a system diagram showing the configuration of a conventional phase-locked oscillation circuit, and FIG. 3 is a system diagram showing the configuration of a phase-locked oscillation circuit according to an embodiment of the present invention. An example of the frequency-temperature characteristics of an oscillation circuit, Fig. 4 is an example of the frequency-temperature characteristics of a conventional phase-locked oscillation circuit, Fig. 5 is an example of the synchronization range vs. temperature characteristic of a conventional phase-locked oscillation circuit, and Fig. 6 is an example of the frequency-temperature characteristics of a conventional phase-locked oscillation circuit. 1 is an example of a synchronous purebred-temperature characteristic of a phase-locked oscillation circuit according to an embodiment of the present invention. Explanation of symbols of main parts 4... Voltage controlled piezoelectric oscillator 5... Variable capacitance element

Claims (1)

【特許請求の範囲】[Claims] (1)電圧制御発振器を有する位相同期発振回路であっ
て、周囲の温度を検出する温度検出手段と、前記温度検
出手段により検出された温度に応じた電圧を制御電圧と
して前記電圧制御発振器に印加する電圧印加手段とを有
することを特徴とする位相同期発振回路。
(1) A phase-locked oscillator circuit having a voltage-controlled oscillator, which includes temperature detection means for detecting ambient temperature, and a voltage corresponding to the temperature detected by the temperature detection means, which is applied as a control voltage to the voltage-controlled oscillator. 1. A phase-locked oscillator circuit comprising: voltage applying means.
JP63148960A 1988-06-16 1988-06-16 Phase locked loop oscillation circuit Pending JPH022721A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63148960A JPH022721A (en) 1988-06-16 1988-06-16 Phase locked loop oscillation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63148960A JPH022721A (en) 1988-06-16 1988-06-16 Phase locked loop oscillation circuit

Publications (1)

Publication Number Publication Date
JPH022721A true JPH022721A (en) 1990-01-08

Family

ID=15464511

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63148960A Pending JPH022721A (en) 1988-06-16 1988-06-16 Phase locked loop oscillation circuit

Country Status (1)

Country Link
JP (1) JPH022721A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6342798B1 (en) 1999-01-06 2002-01-29 Nec Corporation PLL circuit used temperature compensated VCO
EP1677421A1 (en) * 2004-12-30 2006-07-05 Lucent Technologies Inc. Selectively pretuning and updating a phase lock loop
JP2007518351A (en) * 2004-01-09 2007-07-05 ロベルト・ボッシュ・ゲゼルシャフト・ミト・ベシュレンクテル・ハフツング Microelectromechanical oscillator with frequency and / or phase compensation
JP2007531471A (en) * 2004-03-30 2007-11-01 クゥアルコム・インコーポレイテッド Temperature stabilized voltage controlled oscillator
JP2011055035A (en) * 2009-08-31 2011-03-17 Kyocera Kinseki Corp Oscillation circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60173926A (en) * 1984-02-17 1985-09-07 Matsushita Electric Ind Co Ltd Temperature correcting pll circuit
JPS62202618A (en) * 1986-02-28 1987-09-07 Nec Corp Temperature compensation circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60173926A (en) * 1984-02-17 1985-09-07 Matsushita Electric Ind Co Ltd Temperature correcting pll circuit
JPS62202618A (en) * 1986-02-28 1987-09-07 Nec Corp Temperature compensation circuit

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6342798B1 (en) 1999-01-06 2002-01-29 Nec Corporation PLL circuit used temperature compensated VCO
JP2007518351A (en) * 2004-01-09 2007-07-05 ロベルト・ボッシュ・ゲゼルシャフト・ミト・ベシュレンクテル・ハフツング Microelectromechanical oscillator with frequency and / or phase compensation
US7907027B2 (en) 2004-01-09 2011-03-15 Robert Bosch Gmbh Frequency and/or phase compensated microelectromechanical oscillator
JP2007531471A (en) * 2004-03-30 2007-11-01 クゥアルコム・インコーポレイテッド Temperature stabilized voltage controlled oscillator
JP2011010343A (en) * 2004-03-30 2011-01-13 Qualcomm Inc Temperature stabilized voltage-controlled oscillator
EP1677421A1 (en) * 2004-12-30 2006-07-05 Lucent Technologies Inc. Selectively pretuning and updating a phase lock loop
JP2011055035A (en) * 2009-08-31 2011-03-17 Kyocera Kinseki Corp Oscillation circuit

Similar Documents

Publication Publication Date Title
JP2581398B2 (en) PLL frequency synthesizer
US6342798B1 (en) PLL circuit used temperature compensated VCO
US6791421B2 (en) Input-switching voltage-controlled oscillator and PLL-controlled oscillator
JPH022721A (en) Phase locked loop oscillation circuit
JPH04369927A (en) Pll oscillator
KR930018947A (en) Dual loop PLL circuit
JPH098551A (en) Highly stabilized oscillation circuit
US5751196A (en) Circuit arrangement for compensating frequency deviations of a voltage-controlled oscillator, using a second oscillator
JP3712141B2 (en) Phase-locked loop device
US7050520B2 (en) PLL (Phase-Locked Loop) circuit
JPH0884074A (en) Pll circuit
JP2516972Y2 (en) Phase-locked oscillator
KR100195086B1 (en) Synthesizer circuit of phase locked loop frequency
JPH04290307A (en) Phase locked loop oscillation circuit
JP2732541B2 (en) Signal oscillator
JPS5934198Y2 (en) automatic frequency control circuit
JPS623945Y2 (en)
KR20210026680A (en) X-tal oscillator based hetero multi output oscillator apparatus
JP2000241524A (en) Digital processing pll
RU1803978C (en) Quantum frequency standard
JP2859037B2 (en) Double PLL circuit
JP2000252820A (en) Phase-locked loop circuit
JPH01106522A (en) Phase locked loop circuit
JPH07240684A (en) Phase locked loop circuit
JPH05175858A (en) Pll circuit