JPH02264460A - Hybrid integrated circuit device - Google Patents

Hybrid integrated circuit device

Info

Publication number
JPH02264460A
JPH02264460A JP8596889A JP8596889A JPH02264460A JP H02264460 A JPH02264460 A JP H02264460A JP 8596889 A JP8596889 A JP 8596889A JP 8596889 A JP8596889 A JP 8596889A JP H02264460 A JPH02264460 A JP H02264460A
Authority
JP
Japan
Prior art keywords
trimming
pattern
integrated circuit
fine adjustment
hybrid integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8596889A
Other languages
Japanese (ja)
Inventor
Takanobu Takeuchi
孝信 竹内
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP8596889A priority Critical patent/JPH02264460A/en
Publication of JPH02264460A publication Critical patent/JPH02264460A/en
Pending legal-status Critical Current

Links

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)

Abstract

PURPOSE:To enable the fine adjustment of a resistive pattern in electric characteristics by a method wherein a trimming fine adjustment resistive pattern is provided to the resistive pattern. CONSTITUTION:A resistive pattern 1 provided with a trimming fine adjustment resistive pattern 6 and a conductor pattern 2 are printed on a ceramic board 3. A coarse trimming 4 is carried out, and then a fine trimming 5 is executed to adjust the resistive pattern 1 in electric characteristics. By this setup, a trimming can be very accurately made, so that the fine adjustment of a resistive pattern in electric characteristics can be easily made.

Description

【発明の詳細な説明】 (産業上の利用分野] この発明は、混成集積回路装置に係り、特にそのファン
クシ叢ントリミングを必要とする抵抗パターンの形状に
関するものである。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a hybrid integrated circuit device, and particularly to the shape of a resistor pattern that requires funxion trimming.

〔従来の技術〕[Conventional technology]

第2図は従来の混成集積回路装置のパターンを示す図で
、(1)は抵抗パターン、(2)は導通をとるための導
体パターン、(3)は抵抗パターン(1)及び導体パタ
ーン(2)を印刷するセラミック基板、(4)は電気特
性を調整するため抵抗パターン(1月qトリミングを実
施した粗トリミングである。
FIG. 2 is a diagram showing the patterns of a conventional hybrid integrated circuit device, in which (1) is a resistor pattern, (2) is a conductor pattern for establishing continuity, and (3) is a resistor pattern (1) and a conductor pattern (2). ), and (4) is a resistor pattern (roughly trimmed with 1/q trimming) to adjust the electrical characteristics.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

従来の混成集積回路装置は以上のように構成されていた
ので、電気特性の調整に、抵抗パターンをトリミングす
る際、微調整に時間が掛かるとともに、高度なトリミン
グが行えないという問題があった。
Conventional hybrid integrated circuit devices have been configured as described above, so when trimming the resistor pattern to adjust the electrical characteristics, there has been a problem in that fine adjustment takes time and sophisticated trimming cannot be performed.

この発明は上記のような問題を解消するためになされた
もので、抵抗パターンにトリミング微調整抵抗パターン
を設けた混成集積回路装置を提供するものである。
The present invention has been made to solve the above-mentioned problems, and provides a hybrid integrated circuit device in which a resistor pattern is provided with a trimming fine adjustment resistor pattern.

〔課題を解決するための手段〕[Means to solve the problem]

この発明に係る混成集積回路装置は、抵抗パターンに電
気特性を微調整できるように、トリミング微調整抵抗パ
ターンを設けたものである。
The hybrid integrated circuit device according to the present invention is provided with a trimming fine adjustment resistor pattern so that electrical characteristics can be finely adjusted in the resistor pattern.

〔作用〕[Effect]

この発明における混成集積回路装置は、抵抗パターンに
、トリミング微調整抵抗パターンを形成したことにより
、電気特性の微調整が容易となる。
In the hybrid integrated circuit device according to the present invention, fine adjustment of electrical characteristics is facilitated by forming a trimming fine adjustment resistance pattern on the resistance pattern.

〔実施例〕〔Example〕

第1図は、この発明に係る混成集積回路装置の一実施例
によるパターンを示す図である。
FIG. 1 is a diagram showing a pattern according to an embodiment of the hybrid integrated circuit device according to the present invention.

図中、(1)〜(4)は第2図の従来例に示したものと
同等であるので説明を省略する。
In the figure, (1) to (4) are the same as those shown in the conventional example of FIG. 2, so their explanation will be omitted.

(6)はトリミング微調整抵抗パターンであり、(5)
はトリミング微調整抵抗パターン(6)をトリミングし
た微トリミングである。
(6) is the trimming fine adjustment resistance pattern; (5)
is fine trimming obtained by trimming the trimming fine adjustment resistance pattern (6).

次に作用について説明する。Next, the effect will be explained.

トリミング微調整抵抗パターン(6)を設けることによ
り、電気特性の調整は、粗トリミング(4)を行った後
、微トリミング(5)を施し容易に、しかも高精度にト
リミングすることが可能となる。
By providing the trimming fine adjustment resistance pattern (6), the electrical characteristics can be adjusted easily and with high precision by coarse trimming (4) and then fine trimming (5). .

〔発明の効果〕〔Effect of the invention〕

この発明は以上説明したとおり、電気特性の調整にトリ
ミング微調整抵抗パターンを設けたものであるので、混
成集積回路装置の特性を高精度に調整できるとともに、
作業効率を向上することができるという効果がある。
As explained above, this invention provides a trimming fine adjustment resistance pattern for adjusting the electrical characteristics, so the characteristics of the hybrid integrated circuit device can be adjusted with high precision, and
This has the effect of improving work efficiency.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの発明に係る混成集積回路装置の一実施例に
よるパターンを示す図、第2図は従来の混成集積回路装
置のパターンを示す図である。 図において、(1)は抵抗パターン、(2)は導体パタ
ーン、(3)はセラミック基板、(4)は粗トリミング
、(5)は微トリミング、(6)はトリミング微調整抵
抗パターンである。 なお、図中、同一符号は同一、又は相当部分を示す。
FIG. 1 is a diagram showing a pattern of an embodiment of a hybrid integrated circuit device according to the present invention, and FIG. 2 is a diagram showing a pattern of a conventional hybrid integrated circuit device. In the figure, (1) is a resistance pattern, (2) is a conductor pattern, (3) is a ceramic substrate, (4) is a coarse trimming, (5) is a fine trimming, and (6) is a trimming fine adjustment resistance pattern. In addition, in the figures, the same reference numerals indicate the same or equivalent parts.

Claims (1)

【特許請求の範囲】[Claims] セラミック基板と、このセラミック基板上に印刷された
回路配線用導体と、電気特性を調整するためにファンク
ショントリミングを必要とする抵抗パターンにトリミン
グ微調整抵抗パターンを形成したことを特徴とする混成
集積回路装置。
A hybrid integrated circuit comprising a ceramic substrate, a circuit wiring conductor printed on the ceramic substrate, and a resistor pattern that requires function trimming to adjust electrical characteristics, and a trimming fine adjustment resistor pattern formed on the resistor pattern. Device.
JP8596889A 1989-04-05 1989-04-05 Hybrid integrated circuit device Pending JPH02264460A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8596889A JPH02264460A (en) 1989-04-05 1989-04-05 Hybrid integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8596889A JPH02264460A (en) 1989-04-05 1989-04-05 Hybrid integrated circuit device

Publications (1)

Publication Number Publication Date
JPH02264460A true JPH02264460A (en) 1990-10-29

Family

ID=13873529

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8596889A Pending JPH02264460A (en) 1989-04-05 1989-04-05 Hybrid integrated circuit device

Country Status (1)

Country Link
JP (1) JPH02264460A (en)

Similar Documents

Publication Publication Date Title
JPH02501253A (en) Induced metallization treatment with dissociated aluminum nitride ceramic
JPS636804A (en) Manufacture of network resister
JPH02264460A (en) Hybrid integrated circuit device
JPS5813040B2 (en) Konsei Kaironoseizouhouhou
JPS5636147A (en) Semiconductor device and its manufacture
JPH0350704A (en) Resistor formation and correction thereof
JPS62122259A (en) Function trimming method of thin film hybrid integrated circuit
JPS61230351A (en) Hybrid integrated circuit
JPH0252406A (en) Chip resistor
JPH0316194A (en) Thick film printed board
JPS5871647A (en) Trimming method for reactance
JPH0620810A (en) Printed resistor trimming method
JPS6053069A (en) Adjusting method of constant
JPH01316905A (en) Hybrid integrated circuit board
JPS61222101A (en) Formation of easy to adjust printing resistance
JPH02110902A (en) Resistance value correcting method
JPS61124161A (en) Forming method of thick film resistor
JPH02166701A (en) Printed resistor
JPH01264289A (en) Functional trimming of hybrid integrated circuit
JPH0340405A (en) Trimming method
JPS60194557A (en) Hybrid ic
JPS63122105A (en) Function adjustment of thick film hybrid integrated circuit
JPH02155289A (en) Hybrid integrated circuit device
JPS62235764A (en) Functional trimming unit
JPH03268301A (en) Multiresistor for trimming use