JPH02221877A - Method for inspecting ic card - Google Patents
Method for inspecting ic cardInfo
- Publication number
- JPH02221877A JPH02221877A JP1042494A JP4249489A JPH02221877A JP H02221877 A JPH02221877 A JP H02221877A JP 1042494 A JP1042494 A JP 1042494A JP 4249489 A JP4249489 A JP 4249489A JP H02221877 A JPH02221877 A JP H02221877A
- Authority
- JP
- Japan
- Prior art keywords
- card
- flat plate
- plate electrodes
- capacitance
- electrostatic capacity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 10
- 238000007689 inspection Methods 0.000 claims abstract description 16
- 239000012212 insulator Substances 0.000 abstract description 3
- 239000004020 conductor Substances 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 239000011810 insulating material Substances 0.000 description 3
- 230000003068 static effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000005611 electricity Effects 0.000 description 1
- 230000005672 electromagnetic field Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
Landscapes
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
- Testing Electric Properties And Detecting Electric Faults (AREA)
Abstract
Description
【発明の詳細な説明】
[産業上の利用分野コ
本発明は、ICカードの検査方法に関し、さらに詳しく
は、ICカードの表裏に装着された一対のパネル間の導
通・非導通を検査するための方法に関する。[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to an IC card inspection method, and more specifically, to a method for inspecting continuity/non-continuity between a pair of panels attached to the front and back of an IC card. Concerning the method.
[従来の技術]
一般に、ICカードlは、第4図に示されるように、樹
脂製のフレーム2と、表側のペネル3と、裏側のペネル
4と、IC5と、配線基板6と、両パネル3.4を電気
的に接続する導体7とを備えている。[Prior Art] Generally, as shown in FIG. 4, an IC card 1 includes a frame 2 made of resin, a panel 3 on the front side, a panel 4 on the back side, an IC 5, a wiring board 6, and both panels. 3.4 and a conductor 7 that electrically connects them.
このICカードIにおいては、静電気や電磁界の影響に
よってカード内部のIC5が誤動作したり、破壊された
りするのを防止するために、金属等の導電体からなるパ
ネル3.4間に、IC5を実装した配線基板6を挟み込
む構造となっている。In this IC card I, in order to prevent the IC5 inside the card from malfunctioning or being destroyed due to the effects of static electricity or electromagnetic fields, the IC5 is placed between the panels 3 and 4 made of conductive material such as metal. It has a structure in which the mounted wiring board 6 is sandwiched therebetween.
さらに、パネル3.4は、同電位にする必要があるため
に、導体7によって接続されて電気的導通が確保されて
いる。Furthermore, since the panels 3.4 need to be at the same potential, they are connected by a conductor 7 to ensure electrical continuity.
このようなICカードlの前記両パネル3.4間の導通
・非導通を検査するために、従来では、第5図に示され
るようにしている。Conventionally, in order to test for continuity or non-continuity between the two panels 3.4 of such an IC card 1, the method shown in FIG. 5 is used.
すなわち、ICカードlの一方のペネル3に正電極2を
、他方のペネル4に負電極12をそれぞれ当てて、画電
極11.12間に電圧を印加し、電流計14に流れる電
流を測定し、その測定値によって導通・非導通を判定す
るようにしている。That is, the positive electrode 2 is applied to one panel 3 of the IC card 1, and the negative electrode 12 is applied to the other panel 4, a voltage is applied between the picture electrodes 11 and 12, and the current flowing through the ammeter 14 is measured. , conduction or non-conduction is determined based on the measured value.
なお、通常、導体7は、lCカード1の内部に位置して
いるために、ICカード1の外部から目視検査するのは
不可能である。Note that since the conductor 7 is normally located inside the IC card 1, it is impossible to visually inspect it from the outside of the IC card 1.
[発明が解決しようとする課題]
このような従来の検査方法では、先端部が比較的先鋭な
各電極11.12を表裏の各パネル3.4の一部にそれ
ぞれ接触させる必要があるために、パネル3.4の表面
に傷をつける場合があり、さらに、パネル3.4の表面
にシルク印刷などによって絶縁物が施されている場合な
どにおいては、検査が困難であるなどの問題がある。[Problems to be Solved by the Invention] In such a conventional inspection method, it is necessary to bring each electrode 11.12, which has a relatively sharp tip, into contact with a part of each of the front and back panels 3.4. , may damage the surface of the panel 3.4, and furthermore, if the surface of the panel 3.4 is coated with insulating material by silk printing or the like, there are problems such as difficulty in inspection. .
本発明は、上述の点に鑑みて為されたものであって、I
Cカードのパネル表面に傷をつけることなく、しかも、
表面に絶縁物が施されている場合にも容易に検査できる
ようにすることを目的とする。The present invention has been made in view of the above points, and includes
Without damaging the panel surface of the C card, and
The purpose is to enable easy inspection even when an insulating material is applied to the surface.
[課題を解決するための手段]
本発明の検査方法では、上述の目的を達成するために、
間隔をあけて互いに向き合った一対の平板電極と、平板
電極間の静電容量を計測する静電容量計とを予め準備し
、航記平板電極間にICカードを挿入して平板電極間の
静電容量を計測し、計測された静電容量値に基づいて、
萌記■Cカードの表裏に装着された導電性を有する一対
のパネル間の導通・非導通を検査するようにしている。[Means for Solving the Problems] In the inspection method of the present invention, in order to achieve the above object,
Prepare in advance a pair of flat plate electrodes facing each other with an interval and a capacitance meter that measures the capacitance between the flat plate electrodes, and insert an IC card between the flat plate electrodes to measure the static capacitance between the flat plate electrodes. Measure the capacitance, and based on the measured capacitance value,
It is designed to inspect continuity/non-continuity between a pair of conductive panels attached to the front and back of the Moeki C card.
[作用]
上記構成によれば、ICカードの表裏に装着された一対
のパネル間が導通しているときと、導通していないとき
との静電容量値の相違によって検査するようにしている
ので、従来例のようにICカードの表裏のパネルに電極
を接触させる必要がなく、また、パネル表面に絶縁物が
施されている場合にも検査できることになる。[Function] According to the above configuration, the inspection is performed based on the difference in capacitance value between when there is continuity between the pair of panels attached to the front and back of the IC card and when there is no continuity. Unlike the conventional example, there is no need to contact the electrodes to the front and back panels of the IC card, and inspection can be performed even when the panel surface is coated with an insulating material.
[実施例]
以下、図面によって本発明の実施例について、詳細に説
明する。[Examples] Examples of the present invention will be described in detail below with reference to the drawings.
第1図は本発明の一実施例の検査方法を説明するための
構成図である。なお、検査対象となるICカードlの構
成は、第4図の従来例と同様であるので、その説明を省
略する。FIG. 1 is a block diagram for explaining an inspection method according to an embodiment of the present invention. Note that the configuration of the IC card 1 to be inspected is the same as that of the conventional example shown in FIG. 4, so a description thereof will be omitted.
ICカード1の検査にあたっては、間隔をあけて互いに
向き合った一対の平板電極8.9と、平板電極8.9間
の静電容量を計測する静電容量計10とが、予め準備さ
れる。When inspecting the IC card 1, a pair of flat electrodes 8.9 facing each other with an interval and a capacitance meter 10 for measuring the capacitance between the flat electrodes 8.9 are prepared in advance.
次に、この平板電極8.9間に、検査すべきICカード
を挿入して平板電極8.9間の静電容量を計測する。Next, an IC card to be tested is inserted between the flat electrodes 8.9, and the capacitance between the flat electrodes 8.9 is measured.
平板電極8.9間に、第2図(A)に示されるように、
表裏のパネル3.4間が非導通のICカード1を挿入し
た場合には、その等価回路は、第2図(B)で表され、
合成された静電容量Caは、式(1)で示される。Between the flat electrodes 8 and 9, as shown in FIG. 2(A),
When an IC card 1 with non-conductivity between the front and back panels 3 and 4 is inserted, the equivalent circuit is shown in Fig. 2 (B),
The combined capacitance Ca is expressed by equation (1).
1 / Ca = 1 / Ct + 17 Ct +
1 / C3(1)ここで、CIは平板電極8とパネ
ル3との間の静電容量、C6はパネル3.4間の静電容
量、C1はパネル4と平板電極9との間の静電容量であ
る。1 / Ca = 1 / Ct + 17 Ct +
1/C3 (1) Here, CI is the capacitance between the flat plate electrode 8 and the panel 3, C6 is the capacitance between the panels 3.4, and C1 is the static capacitance between the panel 4 and the flat plate electrode 9. It is the capacitance.
一方、平板電極8.9間に、第3図(A)に示されるよ
うに、表裏のパネル3.4間が導体7によって導通され
ているrCカードlを挿入した場合には、パネル3.4
間の静電容量C1は無視できることになり、この場合の
等価回路は、第3図(B)で表せる。したがって、パネ
ル3.4間が導通している場合の合成された静電容量C
bは、式(2%式%
式(1)を変形すると、
Ca
” (C+ Ct Cs ) / (Ct Cy +
C+ C3+ C+ Ct )となり、
式(2)を変形すると、
Cb = (CICs) / (C+ + C3)とな
る。On the other hand, when an rC card l is inserted between the flat electrodes 8.9, as shown in FIG. 3(A), the front and back panels 3.4 are electrically connected by the conductor 7. 4
The capacitance C1 between them can be ignored, and the equivalent circuit in this case can be expressed as shown in FIG. 3(B). Therefore, the combined capacitance C when there is continuity between panels 3 and 4
b is expressed by the formula (2% formula % If formula (1) is transformed, Ca ” (C + Ct Cs ) / (Ct Cy +
C+ C3+ C+ Ct ), and by transforming equation (2), we get Cb = (CICs) / (C+ + C3).
ここで、C+ 、 Csに比べてC2が非常に小さな値
をとるとすれば、
Ca <Cb (3)
となる。Here, if C2 takes a very small value compared to C+ and Cs, Ca < Cb (3).
一般的に、平行平板電極間の静電容量Cは、C=εA/
d
で表せる。Generally, the capacitance C between parallel plate electrodes is C=εA/
It can be expressed as d.
ここで、εは誘電率、Aは平板電極の面積、dは平板電
極間の距離である。Here, ε is the dielectric constant, A is the area of the flat electrodes, and d is the distance between the flat electrodes.
したがって、c、、c、、C3の各誘電率ε、電極面積
Aを同一であると仮定すると、静電容量は距離dのみで
規定されることになる。今、パネル3゜4間の距離が、
パネル3と平板電極8間の距離やパネル4と平板電極9
間の距離に比べて十分に大きければ、
c、> ct 、 c、> c。Therefore, assuming that the permittivity ε and electrode area A of c, , c, , and C3 are the same, the capacitance is defined only by the distance d. Now, the distance between panels 3° and 4 is
The distance between the panel 3 and the flat electrode 8 and the distance between the panel 4 and the flat electrode 9
If it is sufficiently large compared to the distance between, then c, > ct and c, > c.
が成り立つ、すなわち、C,、C3に比べてC1が非常
に小さな値をとることになる。holds true, that is, C1 takes a very small value compared to C, , C3.
したがって、上述の式(3)が成り立つことになり、パ
ネル3.4間が導通しているときと、導通していないと
きとで静電容量に差が認められ、判定が可能となる。Therefore, the above equation (3) holds true, and a difference in capacitance is recognized between when the panels 3 and 4 are electrically connected and when they are not electrically conductive, making it possible to make a determination.
通常、パネル3.4の表面には、印刷等が施されている
ので、実際の検査においては、両手板電極8.9間にI
Cカードlを挟み込み、静電容量計lOにより、平板電
極8.9間の静電容量を計測し、予め測定したcbの値
が実測されれば、パネル3.4が導通していると判定し
、また、予め測定したCaの値が実測されれば、パネル
3.4が導通していないと判定するものである。Normally, the surface of the panel 3.4 is printed, etc., so in actual inspection, it is necessary to
Insert the C card 1 and measure the capacitance between the flat plate electrodes 8.9 using the capacitance meter 10. If the previously measured value of cb is actually measured, it is determined that the panel 3.4 is conductive. However, if the value of Ca measured in advance is actually measured, it is determined that the panel 3.4 is not conductive.
[発明の効果]
以上のように本発明によれば、平板電極間にICカード
を挿入して平板電極間の静電容量を測定することによっ
てICカードの表裏のパネル間の導通・非導通を検査す
るようにしているので、ICカードの表裏のパネルに直
接電極を接触させることなく検査することができるので
、表裏のパネルに傷をつけることがない。しかも、表裏
のパネルに、絶縁物が施されている場合においても容易
に検査することができる。[Effects of the Invention] As described above, according to the present invention, by inserting an IC card between the flat electrodes and measuring the capacitance between the flat electrodes, conduction/non-conduction between the front and back panels of the IC card can be determined. Since the inspection can be performed without directly contacting the electrodes to the front and back panels of the IC card, the front and back panels will not be damaged. Moreover, even if the front and back panels are coated with insulators, the inspection can be easily performed.
第1図は本発明の一実施例の検査方法を説明するための
概略構成図、第2図はパネル3.4間が非導通の場合の
構成図およびその等価回路図、第3図はパネル3.4間
か導通の場合の構成図およびその等価回路図、第4図は
ICカードの断面図、第5図は従来例の検査方法を説明
するための概略構成図である。
■・・・ICカード、3.4・・・パネル、8.9・・
・平板電極、lO・・・静電容量計。
第1図Fig. 1 is a schematic configuration diagram for explaining the inspection method of an embodiment of the present invention, Fig. 2 is a configuration diagram and its equivalent circuit diagram when there is no conduction between panels 3 and 4, and Fig. 3 is a panel FIG. 4 is a cross-sectional view of an IC card, and FIG. 5 is a schematic diagram for explaining a conventional testing method. ■...IC card, 3.4...Panel, 8.9...
- Flat electrode, lO...capacitance meter. Figure 1
Claims (1)
と、平板電極間の静電容量を計測する静電容量計とを予
め準備し、 前記平板電極間にICカードを挿入して平板電極間の静
電容量を計測し、 計測された静電容量値に基づいて、前記ICカードの表
裏に装着された導電性を有する一対のパネル間の導通・
非導通を検査することを特徴とするICカードの検査方
法。(1) Prepare in advance a pair of flat plate electrodes facing each other with an interval and a capacitance meter that measures the capacitance between the flat plate electrodes, insert an IC card between the flat plate electrodes, and measure the capacitance between the flat plate electrodes. Measure the capacitance of the IC card, and based on the measured capacitance value, determine the continuity between the pair of conductive panels attached to the front and back of the IC card.
An IC card inspection method characterized by inspecting non-conductivity.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1042494A JPH0660924B2 (en) | 1989-02-21 | 1989-02-21 | IC card inspection method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1042494A JPH0660924B2 (en) | 1989-02-21 | 1989-02-21 | IC card inspection method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02221877A true JPH02221877A (en) | 1990-09-04 |
JPH0660924B2 JPH0660924B2 (en) | 1994-08-10 |
Family
ID=12637611
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1042494A Expired - Fee Related JPH0660924B2 (en) | 1989-02-21 | 1989-02-21 | IC card inspection method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0660924B2 (en) |
-
1989
- 1989-02-21 JP JP1042494A patent/JPH0660924B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH0660924B2 (en) | 1994-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6353327B2 (en) | Circuit board misalignment detection apparatus and method | |
US4308498A (en) | Kelvin test fixture for electrically contacting miniature, two terminal, leadless, electrical components | |
US6496013B1 (en) | Device for testing circuit boards | |
JPH02221877A (en) | Method for inspecting ic card | |
JP2004264272A (en) | Electric conductor inspecting device and electric conductor inspection method | |
CN207764365U (en) | Inductor off position detection device | |
JPS63119216A (en) | Method and apparatus for identifying polarity of electrolytic capacitor | |
JP2000232141A (en) | Method for testing conduction of substrate for semiconductor package | |
US6084414A (en) | Testing for leakage currents in planar lambda probes | |
JPH0339989A (en) | Method for inspecting defect of transparent conductive circuit substrate | |
JP4467027B2 (en) | Electrical circuit disconnection inspection method | |
US2233646A (en) | Interconnectible portable indicating instruments | |
JPH03156384A (en) | Method for inspecting data card | |
JP4292013B2 (en) | Circuit board inspection equipment | |
JPS61274278A (en) | Continuity measuring jig for substrate | |
JPH0524061Y2 (en) | ||
JPH11132988A (en) | Probe of gauge for measuring crack | |
JPS5563835A (en) | Defect detector for insulation film | |
JPH01169348A (en) | Cracking detector | |
JPS5942707Y2 (en) | Handling device electrode | |
JP2001153902A (en) | Method of measuring resistance | |
JPS5824217Y2 (en) | Measuring instrument | |
JPS63231387A (en) | Circuit inspection | |
JPH10253686A (en) | Inspection apparatus for printed-wiring board | |
JPH0273145A (en) | Detecting element of alcohol concentration |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |