JPH0220969A - Luminance signal processing circuit - Google Patents

Luminance signal processing circuit

Info

Publication number
JPH0220969A
JPH0220969A JP17127988A JP17127988A JPH0220969A JP H0220969 A JPH0220969 A JP H0220969A JP 17127988 A JP17127988 A JP 17127988A JP 17127988 A JP17127988 A JP 17127988A JP H0220969 A JPH0220969 A JP H0220969A
Authority
JP
Japan
Prior art keywords
circuit
luminance signal
signal
schmitt trigger
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17127988A
Other languages
Japanese (ja)
Inventor
Yoshihiro Deguchi
出口 芳弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP17127988A priority Critical patent/JPH0220969A/en
Publication of JPH0220969A publication Critical patent/JPH0220969A/en
Pending legal-status Critical Current

Links

Landscapes

  • Picture Signal Circuits (AREA)

Abstract

PURPOSE:To accurately restore an edge part and to prevent waveform rounding by detecting the parts where a white-level and a block-level edge part exceed a white clip level and a dark clip level and outputting a regenerated luminance signal and a delay signal so that their edge absent parts compensate each other. CONSTITUTION:The 1st and 2nd Schmitt trigger circuits 6 and 7 detect the parts which exceed the white clip level and dark clip level of the regenerated luminance signal. A 3rd Schmitt trigger circuit detects the edge parts of the reproduced luminance signal by using the output of a subtracter 9 as a 1st input, and the reference level to detect the edge part as a 2nd input. The regenerated luminance signal and its delay signal are switched by a switch 18 and outputted according to the output of the 1st and 2nd Schmitt trigger circuits 6 and 7, and a 3rd Schmitt trigger circuit 10. Consequently, the absence of the edge part due to white clipping and dark clipping can be corrected.

Description

【発明の詳細な説明】 産業上の利用分野 本発明はビデオテープレコーダーなどの磁気記録再生装
置に有用な輝度信号処理回路に関するものである。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a luminance signal processing circuit useful in magnetic recording and reproducing devices such as video tape recorders.

従来の技術 従来ビデオテープレコーダにおいては、FM変調周波が
高くなると共に復調ノイズが増えるために、プリエンフ
ァシス回路を用いてこれを迎えている。ところがプリエ
ンファシス回路を用いると、輝度信号の白レベルへの立
上り部分や、黒レベルへノ立下シ部分に鋭いオーバーシ
ュート及びアンダーシュートを生じ、このままの状態で
記録して再生すると、過変調状態となり反転現象をおこ
す。
2. Description of the Related Art In conventional video tape recorders, since demodulation noise increases as the FM modulation frequency increases, a pre-emphasis circuit is used to cope with this problem. However, when a pre-emphasis circuit is used, sharp overshoots and undershoots occur at the rise of the luminance signal to the white level and the fall to the black level, and if recorded and played back in this state, an overmodulation state will occur. This causes an inversion phenomenon.

従って、従来、あるレベル以上のオーバーシュート及び
アンダーシュートはクリップ回路(図示せず)を用いて
クリップすることになっていた。
Therefore, conventionally, overshoots and undershoots exceeding a certain level have been clipped using a clipping circuit (not shown).

発明が解決しようとする課題 しかしながら、この様な従来のクリップ回路を通して記
録再生を行なうと、白レベルへの立上り部分及び黒レベ
ルへの立下シ部分でのエツジの情報が欠落するという問
題点を有していた。
Problems to be Solved by the Invention However, when recording and reproducing are performed through such a conventional clip circuit, there is a problem in that edge information is lost at the rising edge to the white level and the falling edge to the black level. had.

本発明は、上記問題点に濫み、ホワイトクリップ及びダ
ーククリップによるエツジ情報の欠落を補正する輝度信
号処理回路を提供するものである。
The present invention overcomes the above problems and provides a luminance signal processing circuit that corrects the loss of edge information due to white clips and dark clips.

課題を解決するだめの手段 上記問題点を解決するために、本発明の輝度信号処理回
路は、プリエンファシス処理され周波数変調された輝度
信号を復調して得られた復調輝度信号のホワイトクリッ
プレベル近傍の所定の基準レベル以上の部分を検出する
第1のシュミットトリガ回路と、復調輝度信号のダーク
クリップレベル近傍の所定の基準レベル以下の部分を検
出する第2のシュミットトリガ回路と、復調輝度信号を
遅延する第1の遅延器と、第1の遅延器の入力と出力と
の差をとる減算器と、減算器の出力と復調輝度信号のエ
ツジ部を検出するための基準レベルとを比較する第3の
シュミットトリガ回路と、第3のシュミットトリガ回路
の出力と、第1.第2のシュミットトリガ回路の出力と
の論理積をとる第1.第2のアンド回路と、第1.第2
のアンド回路の出力の論理和をとるオア回路と、オア回
路の出力を遅延させ、所定幅のパルスを持つ制御信号を
作成する遅延タイミング回路と、復調輝度信号にデエン
フ1シス処理等がなされて得られた再生輝度信号を遅延
させる第2の遅延回路と、制御信号にもとづき再生輝度
信号と遅延された再生輝度信号とを切り換えて出力する
スイッチ手段とを備えた構成となっている。
Means for Solving the Problems In order to solve the above-mentioned problems, the brightness signal processing circuit of the present invention provides a brightness signal near the white clip level of a demodulated brightness signal obtained by demodulating a brightness signal that has been subjected to pre-emphasis processing and frequency modulation. a first Schmitt trigger circuit that detects a portion of the demodulated luminance signal that is above a predetermined reference level; a second Schmitt trigger circuit that detects a portion of the demodulated luminance signal that is below a predetermined reference level near the dark clip level; A first delay device that delays, a subtracter that takes the difference between the input and output of the first delay device, and a first delay device that compares the output of the subtracter with a reference level for detecting an edge portion of the demodulated luminance signal. No. 3 Schmitt trigger circuit, the output of the third Schmitt trigger circuit, and the output of the first Schmitt trigger circuit. The first one which is ANDed with the output of the second Schmitt trigger circuit. a second AND circuit; Second
An OR circuit that calculates the logical sum of the outputs of the AND circuit, a delay timing circuit that delays the output of the OR circuit and creates a control signal with a pulse of a predetermined width, and de-emphasis processing, etc., is performed on the demodulated luminance signal. The structure includes a second delay circuit that delays the obtained reproduced luminance signal, and a switch means that switches and outputs the reproduced luminance signal and the delayed reproduced luminance signal based on a control signal.

作用 本発明は上記した構成により、復調輝度信号の黒レベル
から白レベル、及び白レベルから黒しベ〃へのエツジ部
においてホワイトクリップレベ/し及びダーククリップ
レベルを越える部分を第1゜第2のシュミットトリガ回
路で検出し、アンド回路、オア回路の論理処理によシ再
生輝度信号とその遅延信号とを選択して切り換え出力す
るスイッチの制御信号を作成して、この割部信号により
互いのエツジ欠落部分を補い合うように再生輝度信号と
その遅延信号を出力するので、エツジ部を正確に復元し
、波形なまりを発生しない処理が行なえる。
Effect of the present invention With the above-described configuration, the portion exceeding the white clip level and the dark clip level at the edge portion from the black level to the white level and from the white level to the black background of the demodulated luminance signal is set to the first and second points. A Schmitt trigger circuit detects the signal, and logical processing of an AND circuit and an OR circuit is used to create a control signal for a switch that selects and outputs the reproduced luminance signal and its delayed signal. Since the reproduced luminance signal and its delayed signal are output so as to compensate for the edge missing portions, it is possible to accurately restore the edge portions and perform processing that does not cause waveform rounding.

実施例 以下本発明の一実施例について図面を参照しながら説明
する。
EXAMPLE An example of the present invention will be described below with reference to the drawings.

第1図は本発明の一実施例の輝度信号処理回路のブロッ
ク図、第2図は同各部の動作を示す信号波形図である。
FIG. 1 is a block diagram of a luminance signal processing circuit according to an embodiment of the present invention, and FIG. 2 is a signal waveform diagram showing the operation of each part of the same.

図中、1はプリエンファシス処理され、FM変調された
輝度信号を復調する復調器、2は復調された復調輝度信
号のデエンファシス処理を行うデエンファシス回路、3
は微小信号を補正するノンリニアデエンファシス処理ヲ
行うノンリニアデエンファシス回路、4はノイズキャン
セラ、5はローパスフィルタ(LPF)、6は復調器1
で復調された復調輝度信号を第1の信号入力とし、ホワ
イトクリップレベル近傍の一定レベルの基準レペ/L/
(RKFl)を第2の信号入力とする第1のシュミット
トリガ回路、7は同じく復調輝度信号を第1の信号入力
とし、ダーククリップレベル近傍の一定レベルの基準レ
ベIv(RICy2)を第2の信号入力とする第2のシ
ュミットトリガ回路、8は復調輝度信号を遅延させる第
1の遅延器と、9は遅延器8の出力と、入力との差をと
る減算器、1oは減算器9の出力を第1の入力とし、そ
のエツジ部を検出するための基準レベルを第2の入力と
する第3のシュミットトリガ回路、11は第3のシュミ
ットトリガ回路1oの出力であるエツジ検出パルスを入
力とするチャタリング防止回路で、第3のシュミットト
リガ回路1oで除去できないノイズを除去するためのも
ので、特に用いなくても良いものである。12はチャタ
リング防止回路11の出力と、第1のシュミットトリガ
回路eの出力との論理積をとる第1のアンド回路、13
はチャタリング防止回路11の出力と、第2のシュミッ
トトリガ回路7の出力との論理積をとる第2のアンド回
路、14は第1.第2のアンド回路の出力の論理和をと
るオア回路、15.16はオア回路14の出力を遅延さ
せ任意の幅の出力パルスを作る第1.第2の遅延タイミ
ング回路としての第1.第2のモノマルチ回路である。
In the figure, 1 is a demodulator that demodulates a pre-emphasized and FM-modulated luminance signal, 2 is a de-emphasis circuit that de-emphasizes the demodulated luminance signal, and 3
4 is a noise canceller, 5 is a low-pass filter (LPF), and 6 is a demodulator 1.
The demodulated luminance signal demodulated by
(RKFl) as the second signal input, 7 also uses the demodulated luminance signal as the first signal input, and uses the reference level Iv (RICy2) at a constant level near the dark clip level as the second signal input. A second Schmitt trigger circuit receives a signal as an input; 8 is a first delay device that delays the demodulated luminance signal; 9 is a subtractor that takes the difference between the output of the delay device 8 and the input; 1o is a subtractor 9; A third Schmitt trigger circuit which takes the output as a first input and a reference level for detecting the edge part as a second input, 11 inputs an edge detection pulse which is the output of the third Schmitt trigger circuit 1o. This chattering prevention circuit is used to remove noise that cannot be removed by the third Schmitt trigger circuit 1o, and does not need to be used in particular. 12 is a first AND circuit that calculates the logical product of the output of the chattering prevention circuit 11 and the output of the first Schmitt trigger circuit e; 13;
14 is a second AND circuit that takes the logical product of the output of the chattering prevention circuit 11 and the output of the second Schmitt trigger circuit 7; The OR circuit 15 and 16 takes the logical sum of the outputs of the second AND circuit, and the first OR circuit 15 and 16 delay the output of the OR circuit 14 to produce an output pulse of arbitrary width. The first delay timing circuit serves as the second delay timing circuit. This is the second monomulti circuit.

1アはデエンファシス回路2.ノンリニアデエンファシ
ス回路3.ノイズキャンセラ4.LPF5を通して得ら
れた再生輝度信号のエツジ部の過渡状態が終り安定する
まで遅延させる遅延回路、18は再生輝度信号と遅延回
路17によシ遅延された信号とをモノマルチ回路16の
出力のスイッチ制御信号にもとづき切り換えるスイッチ
、19はスイッチ1日によシ切り換えられた再生輝度信
号又はその遅延された再生輝度信号に色信号を混合させ
るためのMIX回路である。
1A is a de-emphasis circuit 2. Nonlinear de-emphasis circuit 3. Noise canceller 4. A delay circuit delays the reproduced luminance signal obtained through the LPF 5 until the transient state of the edge portion ends and stabilizes; 18 is a switch for outputting the reproduced luminance signal and the signal delayed by the delay circuit 17 to the output of the monomulti circuit 16; A switch 19, which is switched based on a control signal, is a MIX circuit for mixing a color signal with the reproduced luminance signal switched on the first day of the switch or its delayed reproduced luminance signal.

以上のように構成された本実施例の輝度信号処理回路に
ついて以下その動作を説明する。
The operation of the luminance signal processing circuit of this embodiment configured as described above will be described below.

まず、復調器1で復調された復調輝度信号は、第2図a
に示すようにホワイトクリップ及びダーククリップされ
たままの信号波形を持つ信号(以下信号aという、以下
能の信号もしくはパルスについても同様に表現する)と
なっている。この信?j a ハy’エンファシス回路
2.ノンリニアデエンファシス回路3を介してデエンフ
ァシス処理、ノンリニアデエンファシス処理がなされ、
ノイズキャンセラ4.LPF5を介して、所定の輝度信
号処理がなされ、再生輝度信号gが得られる。遅延器1
7は再生輝度信号gのエツジ部分の過渡状態が終り安定
するまでの期間tg、遅延され遅延信号りを得、再生輝
度信号gとともに、スイッチ1日のX端子、X端子にそ
れぞれ出力される。
First, the demodulated luminance signal demodulated by the demodulator 1 is
As shown in the figure, the signal has a signal waveform that has been white-clipped and dark-clipped (hereinafter referred to as signal a, a signal or pulse of the following function will also be expressed in the same way). This faith? j a High' emphasis circuit 2. De-emphasis processing and non-linear de-emphasis processing are performed via the non-linear de-emphasis circuit 3,
Noise canceller 4. Predetermined luminance signal processing is performed via the LPF 5, and a reproduced luminance signal g is obtained. delay device 1
7 is delayed for a period tg until the transient state of the edge portion of the reproduced brightness signal g ends and becomes stable, and a delayed signal is obtained, which is outputted to the X terminal and the X terminal of the switch 1, respectively, together with the reproduced brightness signal g.

また、復調輝度信号はデエンファシス回路2で処理され
る前の信号で、ホワイトクリップ及びダーククリップさ
れたままの信号波形を持つ信号aとガっており、この信
号aは第1.第2のシュミット回路6.7に入力され、
REFl 、REF2と比較されてそれぞれ比較出力と
して信号す、cを得、それぞれアンド回路12.13の
一方の入力信号となる。
Further, the demodulated luminance signal is a signal before being processed by the de-emphasis circuit 2, and is different from the signal a having a signal waveform that has been white-clipped and dark-clipped, and this signal a is the first signal a. input to the second Schmitt circuit 6.7,
They are compared with REF1 and REF2 to obtain signals S and C as comparison outputs, respectively, which serve as one input signal of AND circuits 12 and 13, respectively.

一方、復調器1の出力である復調輝度信号aは、遅延器
8で1〜数画素必要な分だけ遅延され、減算器9で遅延
されない信号aとの差信号が得られる。
On the other hand, the demodulated luminance signal a, which is the output of the demodulator 1, is delayed by one to several pixels in a delay device 8, and a difference signal from the undelayed signal a is obtained in a subtracter 9.

この差信号は、エツジ検出可能なレペyを基準入力とし
て持つ第3のシュミット回路1oに入力され、エツジ検
出パルスがチャタリング防止回路11に入力される。信
号dはチャタリング防止回路11を通して得られた信号
である。アンド回路12.13では、この信号dと信号
す、信号Cとの論理積をとり、それぞれオア回路14へ
出力する。信号eはオア回路14の出力を示すものであ
る。この信号eは、第1のモノマルチ回路15に入力さ
れて時間teだけ遅延され、第2のモノマルチ回路16
でパルス@Wが決められ、スイッチ23を制御するスイ
ッチ制御信号fとなる。
This difference signal is input to the third Schmitt circuit 1o which has the edge-detectable repe y as a reference input, and the edge detection pulse is input to the chattering prevention circuit 11. The signal d is a signal obtained through the chattering prevention circuit 11. AND circuits 12 and 13 perform the logical product of this signal d, signal S, and signal C, and output the ANDed signals to the OR circuit 14, respectively. Signal e indicates the output of OR circuit 14. This signal e is input to the first mono multi circuit 15, delayed by a time te, and then sent to the second mono multi circuit 16.
The pulse @W is determined and becomes the switch control signal f for controlling the switch 23.

通常スイッチ23はX端子を選択し、輝度信号処理後の
再生輝度信号gを遅延させた遅延信号りをMIX回路1
9に出力している。さらにスイッチ23はスイッチ制御
信号fがハイレベルの時、X端子を選択し、デエンファ
シス後のエツジの安定したタイミングの再生輝度信号g
をMIX回路19に出力するので、第2図に示すように
MIX回路19へは、スイッチ制御信号fの選択動作に
より、再生輝度信号gと遅延信号りとがそれぞれ切り換
えて出力され、エツジ部が復元した信号iがMIX回路
19へ出力されることになる。
Normally, the switch 23 selects the
It is output to 9. Further, the switch 23 selects the X terminal when the switch control signal f is at a high level, and reproduces the reproduced luminance signal g with stable timing of the edge after de-emphasis
As shown in FIG. 2, the reproduced luminance signal g and the delayed signal are respectively switched and outputted to the MIX circuit 19 by the selection operation of the switch control signal f, and the edge portion is output to the MIX circuit 19. The restored signal i will be output to the MIX circuit 19.

以上のように本実施例によれば、復調輝度信号のホワイ
トクリップレベルとダーククリップレベルを越える部分
を検出する第1.第2のシュミットトリガ回路6.7の
出力と、再生輝度信号のエツジ部を検出する第3のシュ
ミットトリガ回路1゜の出力にもとづき、再生輝度信号
とその遅延信号をスイッチ18で切り換え出力すること
にょシ、ホワイトクリップ及びダーククリップにょシ失
ゎれるエツジ部の欠落を補正することができる。
As described above, according to this embodiment, the first . Based on the output of the second Schmitt trigger circuit 6.7 and the output of the third Schmitt trigger circuit 1° that detects the edge portion of the reproduced brightness signal, the reproduced luminance signal and its delayed signal are switched and outputted by the switch 18. It is possible to correct the loss of edges that are lost in white clips and dark clips.

発明の効果 以上のように本発明によれば、黒レベルから白レベル、
及ヒ白レベルかう黒レベルへのエツジ部においてホワイ
トクリップレベル及びダーククリップレベルを越える部
分を第1.第2のシュミットトリガ回路で検出し、アン
ド回路、オア回路の論理処理によシ、再生輝度信号とそ
の遅延信号とを選択して切り換え出力するスイッチの制
御信号を作成して、この制御信号によシ互いのエツジ欠
落部分を補い合うように再生輝度信号とその遅延信号を
出力するので、エツジ部を正確に復元し、波形なまシを
発生しない処理が行なえる。
Effects of the Invention As described above, according to the present invention, the black level to the white level,
At the edge of the white level to the black level, the part that exceeds the white clip level and the dark clip level is the first. Detected by the second Schmitt trigger circuit, a control signal for a switch that selects and outputs the reproduced luminance signal and its delayed signal is created by logical processing of an AND circuit and an OR circuit, and this control signal Since the reproduced luminance signal and its delayed signal are output so as to compensate for each other's missing edge portions, it is possible to accurately restore the edge portions and perform processing that does not cause waveform distortion.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例における輝度信号処理回路の
ブロック図、第2図は同各部の動作を示す信号波形図で
ある。 1・・・・・・復調器、2・・・・・・デエンファシス
回路、6・・・・・・第1のシュミットトリガ回路、7
・・・・・・第2のシュミットトリガ回路、8・・・・
・・第1の遅延器、9・・・・・・減算器、1o・・・
・・・第3のシュミットトリガ回路、11・・・・・・
チャタリング防止回路、12.13・・・・・アンド回
路、14・・・・・・オア回路、16.16・・・・・
・モノマルチ回路、 ・・・・・・スイッチ。
FIG. 1 is a block diagram of a luminance signal processing circuit according to an embodiment of the present invention, and FIG. 2 is a signal waveform diagram showing the operation of each part of the same. DESCRIPTION OF SYMBOLS 1... Demodulator, 2... De-emphasis circuit, 6... First Schmitt trigger circuit, 7
...Second Schmitt trigger circuit, 8...
...First delay device, 9...Subtractor, 1o...
...Third Schmitt trigger circuit, 11...
Chattering prevention circuit, 12.13...AND circuit, 14...OR circuit, 16.16...
・Mono multi-circuit, ・・・・・・switch.

Claims (1)

【特許請求の範囲】[Claims] プリエンファシス処理され周波数変調された輝度信号を
復調して得られた復調輝度信号のホワイトクリップレベ
ル近傍の所定の基準レベル以上の部分を検出する第1の
シュミットトリガ回路と、前記復調輝度信号のダークク
リップレベル近傍の所定の基準レベル以下の部分を検出
する第2のシュミットトリガ回路と、前記復調輝度信号
を遅延する第1の遅延器と、前記第1の遅延器の入力と
出力との差をとる減算器と、前記減算器の出力と、前記
復調輝度信号のエッジ部を検出するための基準レベルと
を比較する第3のシュミットトリガ回路と、前記第3の
シュミットトリガ回路の出力と、前記第1、第2のシュ
ミットトリガ回路の出力との論理積をとる第1、第2の
アンド回路と、前記第1、第2のアンド回路の出力の論
理和をとるオア回路と、前記オア回路の出力を遅延させ
、所定幅のパルスを持つ制御信号を作成する遅延タイミ
ング回路と、前記復調輝度信号にデエンファシス処理等
がなされて得られた再生輝度信号を遅延させる第2の遅
延回路と、前記制御信号にもとづき前記再生輝度信号と
遅延された再生輝度信号とを切り換えて出力するスイッ
チ手段とを備えてなる輝度信号処理回路。
A first Schmitt trigger circuit detects a portion of a demodulated luminance signal obtained by demodulating a pre-emphasized and frequency-modulated luminance signal near a white clip level that is equal to or higher than a predetermined reference level; a second Schmitt trigger circuit that detects a portion below a predetermined reference level near the clip level; a first delay device that delays the demodulated luminance signal; and a difference between the input and output of the first delay device. a third Schmitt trigger circuit that compares the output of the subtracter with a reference level for detecting an edge portion of the demodulated luminance signal; an output of the third Schmitt trigger circuit; first and second AND circuits that take a logical product with the outputs of the first and second Schmitt trigger circuits, an OR circuit that takes a logical sum of the outputs of the first and second AND circuits, and the OR circuit a delay timing circuit that delays the output of the demodulated luminance signal to create a control signal having a pulse of a predetermined width, and a second delay circuit that delays the reproduced luminance signal obtained by performing de-emphasis processing or the like on the demodulated luminance signal; A brightness signal processing circuit comprising a switch means for switching and outputting the reproduced brightness signal and the delayed reproduced brightness signal based on the control signal.
JP17127988A 1988-07-08 1988-07-08 Luminance signal processing circuit Pending JPH0220969A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17127988A JPH0220969A (en) 1988-07-08 1988-07-08 Luminance signal processing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17127988A JPH0220969A (en) 1988-07-08 1988-07-08 Luminance signal processing circuit

Publications (1)

Publication Number Publication Date
JPH0220969A true JPH0220969A (en) 1990-01-24

Family

ID=15920381

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17127988A Pending JPH0220969A (en) 1988-07-08 1988-07-08 Luminance signal processing circuit

Country Status (1)

Country Link
JP (1) JPH0220969A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100758553B1 (en) * 2003-11-18 2007-09-13 아츠시 타카하시 Resin twisting brush

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100758553B1 (en) * 2003-11-18 2007-09-13 아츠시 타카하시 Resin twisting brush

Similar Documents

Publication Publication Date Title
JPS592228B2 (en) Television signal noise removal method
US4363053A (en) Signal reproducing circuit
GB2218876A (en) Inversion phenomenon preventing circuit
US4492988A (en) Dropout compensation system
JPH0220969A (en) Luminance signal processing circuit
JPH0515357B2 (en)
JPS6412152B2 (en)
JP2570256B2 (en) Digital clip correction circuit
JPH026710Y2 (en)
JPH01220584A (en) Luminance signal processing circuit
JP2591356B2 (en) Recording and playback device
JPH0526868Y2 (en)
JP3077154B2 (en) Enhancer circuit
JP2775801B2 (en) Video signal processing circuit
JPH0325345Y2 (en)
JP2535263B2 (en) De-emphasis circuit
JPH0230947Y2 (en)
JPH0230948Y2 (en)
KR0132501B1 (en) Image quality compensation apparatus by using twin head
JPS6146691A (en) Magnetic recording and reproducing device
JPS60253394A (en) Signal processing circuit of video signal recording and reproducing device
JPH04372771A (en) Emphasis correcting circuit
JPH07135640A (en) Dropout compensation circuit
JPS6118290A (en) Chrominance signal reproducing circuit
JPH0614344A (en) Reproduced chrominance signal processing circuit