JPH02199604A - Write circuit for magnetic disk - Google Patents
Write circuit for magnetic diskInfo
- Publication number
- JPH02199604A JPH02199604A JP2060789A JP2060789A JPH02199604A JP H02199604 A JPH02199604 A JP H02199604A JP 2060789 A JP2060789 A JP 2060789A JP 2060789 A JP2060789 A JP 2060789A JP H02199604 A JPH02199604 A JP H02199604A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- write
- output
- control signal
- delay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010355 oscillation Effects 0.000 claims abstract description 13
- 230000001934 delay Effects 0.000 claims description 3
- 230000000979 retarding effect Effects 0.000 abstract 2
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 2
- 230000005415 magnetization Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 239000000470 constituent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明はコンピュータシステム等の補助記憶装置として
使用される磁気ディスク装置に関し、特にその構成回路
である書込み回路に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a magnetic disk device used as an auxiliary storage device in a computer system, etc., and particularly to a write circuit that is a constituent circuit thereof.
従来、この種のディスク装置の書込み回路は外部からの
書込み制御信号に従い、外部からの書込みDATA信号
をそのまま磁化パターンとして書込みを行ない、終了し
ていた。Conventionally, the write circuit of this type of disk device has performed writing using the external write DATA signal as a magnetization pattern in accordance with an external write control signal, and then completed the write operation.
上述した従来の書込み回路は、外部がらの書込み信号の
終了時点が、外部からの書込みDATAと同期がとられ
ているようなことはなく、書込みの終了時点では書込み
・読出しヘッドに流れている電流は最大となっている確
率が高い、このため、#4流が最大点で書込みを終了し
た場合、ヘッド内に書込み時に発生した強い磁界に基づ
く磁気的な歪が書込み終了後にも残留する。歪は外部か
らの磁気的、または機械的な応力により発散するが、こ
のときのノイズにより読み出しDATAに誤りを生ずる
という欠点がある。In the conventional write circuit described above, the end point of the external write signal is not synchronized with the external write DATA, and the current flowing through the write/read head at the end of writing is not synchronized with the external write data. There is a high probability that the #4 stream is at its maximum. Therefore, if writing ends at the maximum point in the #4 stream, magnetic distortion based on the strong magnetic field generated during writing will remain in the head even after writing is completed. Distortion is dissipated by external magnetic or mechanical stress, but there is a drawback that noise at this time causes errors in read data.
本発明の目的は前記課題を解決した磁気ディスク装置の
書込み回路を提供することにある。An object of the present invention is to provide a write circuit for a magnetic disk device that solves the above problems.
前記目的を達成するため、本発明に係る磁気ディスク装
置の書込み回路においては、発振回路と、外部からの書
込み制御信号により前記発振回路の出力と外部からの書
込みDATA信号とを選択する選択回路と、前記書込み
制御信号の後縁を遅らせる遅延回路と、前記選択回路の
出力と前記M延回路の出力を入力として書込み電流量を
外部より制御可能な書込みドライバ回路と、前記の外部
からの書込み制御信号を入力とし、出力を前記ドライバ
回路の書込み電流制御用の入力に接続された書込み電流
プロファイル発生回路とを有するものである。In order to achieve the above object, a write circuit for a magnetic disk device according to the present invention includes an oscillation circuit and a selection circuit that selects an output of the oscillation circuit and a write DATA signal from the outside based on a write control signal from the outside. , a delay circuit that delays the trailing edge of the write control signal; a write driver circuit capable of externally controlling the amount of write current by inputting the output of the selection circuit and the output of the M delay circuit; The write current profile generation circuit has a signal as an input and an output connected to the write current control input of the driver circuit.
次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.
第1図は本発明の一実施例を示す回路図である。FIG. 1 is a circuit diagram showing one embodiment of the present invention.
外部からの書込み制御信号10は発振回路1の出力12
と外部からの書込みDATA信号11とを選択入力とす
る選択回路2の選択入力、及び書込み制御信号10のイ
ネーブル側の後縁を遅らせる遅延回路3、及び書込み電
流プロファイル発生回路5に接続し、前記選択回路2の
出力13は書込み用のドライバ回路4の磁化用電流反転
入力に接続され、前記遅延回路3の出力14は前記ドラ
イバ回路4の書込みON10 F F制御用の入力に接
続し、前記書込み電流プロファイル発生回路5の出力1
5は前記書込み用ドライバ回路4の書込み電流制御用の
入力に接続する。6はヘッドである。The external write control signal 10 is the output 12 of the oscillation circuit 1.
and a write DATA signal 11 from the outside are connected to a selection input of a selection circuit 2, a delay circuit 3 that delays the trailing edge of the enable side of the write control signal 10, and a write current profile generation circuit 5. The output 13 of the selection circuit 2 is connected to the magnetization current reversal input of the write driver circuit 4, and the output 14 of the delay circuit 3 is connected to the write ON10FF control input of the driver circuit 4. Output 1 of current profile generation circuit 5
5 is connected to the write current control input of the write driver circuit 4. 6 is a head.
第2図は、第1図において書込み用ドライバ回路4の書
込み電流制御用入力が電圧制御であった場合の書込み電
流プロファイル発生回路の一実施例を示すものであり、
51はプッシュプル型の出力を持つインバータ回路、5
2はダイオード、53は抵抗、54はコンデンサである
。FIG. 2 shows an embodiment of the write current profile generation circuit when the write current control input of the write driver circuit 4 in FIG. 1 is voltage control.
51 is an inverter circuit with a push-pull type output;
2 is a diode, 53 is a resistor, and 54 is a capacitor.
上記の回路の動作をタイムチャートを用いて説明する。The operation of the above circuit will be explained using a time chart.
第3図は第1図、第2図の回路の動作を説明するための
タイムチャートである。第3図において10〜15は各
部の電圧波形を表し、16はヘッド6に流れる電流波形
を表わす。FIG. 3 is a time chart for explaining the operation of the circuits shown in FIGS. 1 and 2. FIG. In FIG. 3, numerals 10 to 15 represent voltage waveforms at various parts, and numeral 16 represents a current waveform flowing through the head 6.
いま、書込み制御信号10がイネーブル(L(IW)と
なると、選択回1i12は外部からの書込みDATAl
lを選択し、一方、遅延回路3の出力14もイネーブル
となり、また書込み電流プロファイル発生回路5は通常
のDATA書込み電流値に書込み電流を制御する。この
ため、ヘッド6には書込みDATAllに従って反転し
た一定の波高の電流が流れる0次に、書込み制御信号1
0がディスエーブル(H1ah)となると、選択回路2
は発振回路1の出力12を選択し、書込み電流プロファ
イル発生回路5は、書込みドライバ回路4の書込み電流
を徐々に減するようなプロファイルを発生する。第2図
の回路では抵抗53とコンデンサ54により決定される
時定数を用いているが、このプロファイルは遅延回路3
の遅延時間内に書込み電流の1!@が十分小さくなるよ
うに設定する。また発振回路1の発振周波数は、書込み
電流が減衰を始める点において電流の立上りが確保でき
、遅延回路3の遅延時間内で十分な数のパルスを発生で
きる値に設定する。Now, when the write control signal 10 becomes enabled (L (IW)), the selection circuit 1i12 receives write data from the outside.
On the other hand, the output 14 of the delay circuit 3 is also enabled, and the write current profile generation circuit 5 controls the write current to the normal DATA write current value. Therefore, a current with a constant wave height that is inverted according to the write DATA All flows through the head 6, and the write control signal 1
When 0 becomes disabled (H1ah), selection circuit 2
selects the output 12 of the oscillation circuit 1, and the write current profile generation circuit 5 generates a profile that gradually reduces the write current of the write driver circuit 4. The circuit of FIG. 2 uses a time constant determined by the resistor 53 and capacitor 54, but this profile is different from the delay circuit 3.
1 of the write current within the delay time of ! Set so that @ is sufficiently small. The oscillation frequency of the oscillation circuit 1 is set to a value that can ensure a current rise at the point where the write current starts to attenuate and can generate a sufficient number of pulses within the delay time of the delay circuit 3.
上記の回路の動作により、書込みの終了時にはヘッド6
はバルクイレーズが行なわれた状態となり、前述のヘッ
ド6内の磁気的な歪は残らない。Due to the operation of the circuit described above, when writing is completed, the head 6
is in a state where bulk erase has been performed, and the aforementioned magnetic distortion within the head 6 does not remain.
以上説明したように磁気ディスクの書込み回路を構成す
ることにより、書込み終了時に磁気ヘッドに残る歪を減
じ、歪の発散時におけるノイズによるDATA読み出し
誤りを無くし、信頼性の高いディスク装置を提供できる
効果がある。By configuring the magnetic disk write circuit as described above, it is possible to reduce the distortion remaining in the magnetic head at the end of writing, eliminate DATA read errors due to noise when distortion diverges, and provide a highly reliable disk device. There is.
第1図は本発明の一実施例を示す回路図、第2図は書込
み電流プロファイル発生回路例を示す図、第3図は第1
図、第2Uf1のタイムチャートである。
1・・・発振回路 2・・・選択回路3・・・
遅延回路
4・・・書込み用ドライバ回路
5・・・書込み電流プロファイル発生回路6・・・ヘッ
ド 10・・・書込み制御信号11・・・書
込みDATA信号
12・・・発振回路出力 13・・・選択回路出力
14・・・遅延1回路出力
15・・・書込み電流制御信号
16・・・書込み用ドライバ回路出力FIG. 1 is a circuit diagram showing one embodiment of the present invention, FIG. 2 is a diagram showing an example of a write current profile generation circuit, and FIG. 3 is a circuit diagram showing an example of a write current profile generation circuit.
FIG. 2 is a time chart of the second Uf1. 1...Oscillation circuit 2...Selection circuit 3...
Delay circuit 4...Write driver circuit 5...Write current profile generation circuit 6...Head 10...Write control signal 11...Write DATA signal 12...Oscillation circuit output 13...Selection Circuit output 14...Delay 1 circuit output 15...Write current control signal 16...Write driver circuit output
Claims (1)
記発振回路の出力と外部からの書込みDATA信号とを
選択する選択回路と、前記書込み制御信号の後縁を遅ら
せる遅延回路と、前記選択回路の出力と前記遅延回路の
出力を入力として書込み電流量を外部より制御可能な書
込みドライバ回路と、前記の外部からの書込み制御信号
を入力とし、出力を前記ドライバ回路の書込み電流制御
用の入力に接続された書込み電流プロファイル発生回路
とを有することを特徴とする磁気ディスク装置の書込み
回路。(1) an oscillation circuit, a selection circuit that selects between the output of the oscillation circuit and an external write DATA signal based on an external write control signal, a delay circuit that delays the trailing edge of the write control signal, and the selection circuit a write driver circuit that can externally control the amount of write current by using the output of the output of the input circuit and the output of the delay circuit as input; 1. A write circuit for a magnetic disk device, comprising a write current profile generation circuit connected thereto.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2060789A JPH02199604A (en) | 1989-01-30 | 1989-01-30 | Write circuit for magnetic disk |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2060789A JPH02199604A (en) | 1989-01-30 | 1989-01-30 | Write circuit for magnetic disk |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH02199604A true JPH02199604A (en) | 1990-08-08 |
Family
ID=12031951
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2060789A Pending JPH02199604A (en) | 1989-01-30 | 1989-01-30 | Write circuit for magnetic disk |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH02199604A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04228103A (en) * | 1990-05-02 | 1992-08-18 | Internatl Business Mach Corp <Ibm> | Magnetic recording system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS519417A (en) * | 1974-07-12 | 1976-01-26 | Fujitsu Ltd | Jikihetsudono shojihoshiki |
JPH0264903A (en) * | 1988-08-30 | 1990-03-05 | Toshiba Corp | Data writing circuit for magnetic recording and reproducing device |
-
1989
- 1989-01-30 JP JP2060789A patent/JPH02199604A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS519417A (en) * | 1974-07-12 | 1976-01-26 | Fujitsu Ltd | Jikihetsudono shojihoshiki |
JPH0264903A (en) * | 1988-08-30 | 1990-03-05 | Toshiba Corp | Data writing circuit for magnetic recording and reproducing device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04228103A (en) * | 1990-05-02 | 1992-08-18 | Internatl Business Mach Corp <Ibm> | Magnetic recording system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH04228103A (en) | Magnetic recording system | |
JP2701030B2 (en) | Write control circuit for high-speed storage device | |
JP2602047B2 (en) | Apparatus for causing delay in data signal path | |
JPH10290146A (en) | Circuit to eliminate glitch signal | |
JPH02199604A (en) | Write circuit for magnetic disk | |
JP3847527B2 (en) | Interface circuit and signal transmission method | |
JP3283389B2 (en) | Magnetic recording circuit | |
EP0279993B1 (en) | A circuit for removing unwanted temporal portions of a voltage varying signal | |
JP3150013B2 (en) | Load open detection circuit | |
JPH07114367B2 (en) | Signal processor | |
JP2921314B2 (en) | Write circuit of magnetic recording device | |
JP2527106B2 (en) | Semiconductor memory circuit | |
JP3166230B2 (en) | PWM signal generation circuit | |
JPH0380404A (en) | Magnetic disk device | |
JP2518931B2 (en) | Floppy disk write circuit | |
JPH05128060A (en) | Information processor | |
KR940001424Y1 (en) | Write signal transform circuit for magnetic recording device | |
JPH01307085A (en) | Sense threshold controller for magnetic bubble memory | |
JPH04313864A (en) | Magnetic disk device | |
JPH02123504A (en) | Reading control circuit | |
JPH0410204A (en) | Magnetic head circuit | |
JPH02884B2 (en) | ||
JP2001084700A (en) | Noise elimination device and data storage for digital data | |
JPH10512706A (en) | Method and apparatus for recording a binary signal on a record carrier | |
JPS63220402A (en) | Damping circuit at time of writing data with magnetic head |