JPH02174376A - Picture quality correction circuit - Google Patents

Picture quality correction circuit

Info

Publication number
JPH02174376A
JPH02174376A JP63330522A JP33052288A JPH02174376A JP H02174376 A JPH02174376 A JP H02174376A JP 63330522 A JP63330522 A JP 63330522A JP 33052288 A JP33052288 A JP 33052288A JP H02174376 A JPH02174376 A JP H02174376A
Authority
JP
Japan
Prior art keywords
delay
signal
delay line
circuit
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63330522A
Other languages
Japanese (ja)
Other versions
JP3048366B2 (en
Inventor
Hideaki Sadamatsu
定松 英明
Atsuhisa Kageyama
敦久 影山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP63330522A priority Critical patent/JP3048366B2/en
Publication of JPH02174376A publication Critical patent/JPH02174376A/en
Application granted granted Critical
Publication of JP3048366B2 publication Critical patent/JP3048366B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Picture Signal Circuits (AREA)

Abstract

PURPOSE:To ensure the correction of picture quality with a fixed pre-overshoot amount by switching the delay times of the 1st and 2nd delay lines with each other to increase each delay time in case the rise time of a luminance input signal is long. CONSTITUTION:A switch means 10 switches the delay times of the 1st and 2nd delay lines 1 and 8 in response to the rise time of a luminance input signal with input of a different luminance input signal. For instance, the delay times of both lines 1 and 8 are increased when the input signal has a long rise time. Thus the amplitude of a primary differential signal obtained from subtractions carried out between the luminance input signal and the delay signal passed through the line 1 via a subtraction circuit 3 is not reduced to prevent the reduction of the pre-overshoot amount of a luminance correction signal. Thus it is possible to ensure the correction of picture quality with a fixed pre- overshoot amount.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は細いプリオーバーシュートをつける画質補正回
路に関するものである。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to an image quality correction circuit that provides a thin pre-overshoot.

従来の技術 従来の画質補正回路では、第3図に示すように、ディレ
ィライン1およびディレィライン2などを用い、輝度入
力信号から1次微分信号および2次緻分信号を形成し、
これらの信号を演算することにより補正信号を形成し、
これを輝度信号に加えることにより画質補正を行なって
いる。
2. Description of the Related Art In a conventional image quality correction circuit, as shown in FIG. 3, a delay line 1, a delay line 2, etc. are used to form a first-order differential signal and a second-order refined signal from a luminance input signal.
A correction signal is formed by calculating these signals,
Image quality is corrected by adding this to the luminance signal.

以下、従来の画質補正回路について図面を参照しながら
説明する。
A conventional image quality correction circuit will be described below with reference to the drawings.

従来の画質補正回路の構成を第3図に、また第3図の各
部の波形図を第4図(aHb)に示す、第3図および第
4図(a)において、入力点(ア)における輝度入力信
号へがディレィライン1を通過し、〈イ)点において、
輝度入力信号Aよりも遅延した輝度信号Bを(イ)点で
得、これを輝度入力信号Aと減算回路3で減算して、1
次微分信号Cを(つ)点で得る。さらに、乗算回路4に
より、1次微分信号Cと、この1成員分信号Cをディレ
ィライン2で遅延させた(1)点の信号りとの乗算を行
い、(オ)点で幅のせまい信号Eを得る。1成員分信号
Cを微分することにより(力)点で2次微分信号Fを得
る。この微分回路5は高域通過フィルターを用いて形成
しても良いし、ディレィライン2の前後の信号を減算す
ることによっても形成できる0次に、乗算された幅のせ
まい信号Eと2次微分信号Fとを乗算回路6で乗算する
ことにより(キ)点で非常に幅のせよい補正信号Gを得
る。この補正信号Gをディレィライン1通過後の輝度信
号Bに加算回路7で加算することにより、(り)点にお
いて、プリオーバーシュートの幅が非常にせまい輝度補
正信号Hが得られ、これにより、画質補正を行なってい
る。
The configuration of a conventional image quality correction circuit is shown in Fig. 3, and the waveform diagram of each part in Fig. 3 is shown in Fig. 4 (aHb). The luminance input signal passes through delay line 1, and at point (a),
A luminance signal B delayed from the luminance input signal A is obtained at point (a), and this is subtracted from the luminance input signal A by the subtraction circuit 3 to obtain 1.
A second differential signal C is obtained at (two) points. Furthermore, the multiplication circuit 4 multiplies the first-order differential signal C by the signal at point (1), which is obtained by delaying this one-component signal C by the delay line 2, and produces a narrow signal at point (e). Get E. By differentiating the one-component signal C, a second-order differential signal F is obtained at the (force) point. This differentiation circuit 5 may be formed using a high-pass filter, or may be formed by subtracting the signals before and after the delay line 2. By multiplying the signal F by the multiplication circuit 6, a correction signal G with a very narrow width is obtained at point (g). By adding this correction signal G to the luminance signal B after passing through the delay line 1 in the addition circuit 7, a luminance correction signal H with a very narrow pre-overshoot width is obtained at point (i), and as a result, Image quality correction is being performed.

発明が解決しようとする課題 しかし、このような従来の画質補正回路では、立上り速
度の異なった輝度18号が入力されたときには輝度補正
信号の振幅が異なり、プリオーバーシュート量が異なる
。この状態を示したのが第4図1b)の波形図である。
Problems to be Solved by the Invention However, in such a conventional image quality correction circuit, when the brightness No. 18 with different rise speeds is input, the amplitude of the brightness correction signal differs, and the amount of pre-overshoot differs. This state is shown in the waveform diagram of FIG. 4 1b).

第4図(b)の輝度入力信号A′の立上り時間が第4図
(a)のAの1.5倍に長くなったときの第3図の各点
(ア)〜(り)の波形を示している。第4図(aHb)
の(つ)点におけるこのときの1次微分信号C,C′に
ついて比較すると、第4図(a)の1成員分信号Cの場
合の振幅が1に対して第4図(b)の1次微分信号C′
の場合の振幅では0.67と小さくなる。したがって、
第4図(b)の1次微分信号C′以降の各点(1)〜(
り)の信号はすべて第4図(a)の信号の振幅の0.6
7倍になり、プリオーバーシュート量も同様0.67倍
となり、小さくなるという問題を有していた。
Waveforms at points (A) to (R) in Figure 3 when the rise time of the luminance input signal A' in Figure 4(b) is 1.5 times longer than A in Figure 4(a). It shows. Figure 4 (aHb)
Comparing the first-order differential signals C and C' at this point, the amplitude of the one-component signal C in FIG. 4(a) is 1, whereas the amplitude is 1 in FIG. 4(b). Order differential signal C'
The amplitude in the case of 0.67 is small. therefore,
Each point (1) to (
The signals in (a) are all 0.6 of the amplitude of the signal in Fig. 4(a).
7 times, and the pre-overshoot amount is also 0.67 times, which is a problem.

本発明は上記従来の問題を解決するもので、立上り時間
の異なる輝度入力信号に対してもプリオーバーシュート
量を一定にすることができる画質補正回路を提供するこ
とを目的とするものである。
The present invention solves the above-mentioned conventional problems, and aims to provide an image quality correction circuit that can make the amount of pre-overshoot constant even for luminance input signals having different rise times.

課題を解決するための手段 上記課題を解決するために本発明の画質補正回路は、第
1のディレィラインと、この第1のディレィラインの前
後の信号を減算する減算回路と、前記減算回路の後に接
続される第2のディレィラインと、前記減算回路と第2
のディレィラインの出力を乗算する第1の乗算回路と、
前記減算回路の出力を微分した信号と前記第1の乗算回
路の出力を乗算する第2の乗算回路と、前記第2の乗算
回路の出力と前記第1のディレィラインを通過した輝度
信号を加える加算回路とを有する画質補正回路であって
、前記第1のディレィラインおよび第2のディレィライ
ンのディレィタイムを輝度入力信号の立上り時間が長い
場合にそれぞれのディレィタイムも長くするように切換
える手段を備えたものである。
Means for Solving the Problems In order to solve the above problems, an image quality correction circuit of the present invention includes a first delay line, a subtraction circuit for subtracting signals before and after the first delay line, and a subtraction circuit for subtracting signals before and after the first delay line. a second delay line connected later, the subtraction circuit and the second delay line connected later;
a first multiplier circuit that multiplies the output of the delay line;
a second multiplication circuit that multiplies a signal obtained by differentiating the output of the subtraction circuit by the output of the first multiplication circuit, and adds the output of the second multiplication circuit and the luminance signal that has passed through the first delay line. an image quality correction circuit comprising: an adding circuit; the image quality correction circuit has means for switching the delay times of the first delay line and the second delay line so that when the rise time of the luminance input signal is long, the delay time of each of the first delay lines is also lengthened; It is prepared.

作用 上記構成により、異なった輝度入力信号が入力されると
、輝度入力信号の立上り時間に応じて切換手段により、
第1のディレィラインおよび第2のディレィラインのデ
ィレィタイムを切換えるので、たとえば、輝度入力信号
の立上り時間が長いときは、第1および第2のディレィ
ラインを遅延時間の長いディレィタイムに切換える。す
ると、輝度入力信号と第1のディレィラインを通過した
遅延信号とを減算回路で減算した第1成員分信号の振幅
は従来のように小さくならず、したがって、輝度補正信
号のプリオーバーシュート量が小さくなることは防止さ
れる。このようにして、立上り時間の異なる輝度入力信
号に対しても、輝度補正信号の振幅は一定となり、プリ
オーバーシュート量が一定の画質補正が得られる。
Effect With the above configuration, when different luminance input signals are input, the switching means selects the following according to the rise time of the luminance input signal:
Since the delay times of the first delay line and the second delay line are switched, for example, when the rise time of the luminance input signal is long, the first and second delay lines are switched to a delay time with a long delay time. Then, the amplitude of the first component signal obtained by subtracting the luminance input signal and the delayed signal passed through the first delay line by the subtraction circuit does not become as small as in the conventional case, and therefore the pre-overshoot amount of the luminance correction signal decreases. This will prevent it from becoming smaller. In this way, even for luminance input signals with different rise times, the amplitude of the luminance correction signal is constant, and image quality correction with a constant pre-overshoot amount can be obtained.

実施例 以下、本発明の一実施例について図面を参照しながら説
明する。なお、従来例に同一の作用効果を奏するものに
は同一の符号を付してその説明を省略する。
EXAMPLE Hereinafter, an example of the present invention will be described with reference to the drawings. It should be noted that the same reference numerals are given to parts that have the same functions and effects as those of the conventional example, and the explanation thereof will be omitted.

第1図は本発明の一実施例の画像補正回路のブロック図
を示し、第2図は立上がり時間の長い輝度入力信号が入
ってきたときの第1図の各点における波形図を示してい
る。第1図および第2図において、8.9はディレィラ
インであり、ディレィライン8はディレィライン1と並
列に配設されてディレィライン1とディレィタイムを異
ならしめ、また、ディレィライン9はディレィライン2
と並列に配設されてディレィライン2とディレィタイム
を異ならしめている。10.11は切換手段としてのス
イッチであり、輝度入力信号の立上り時間に応じて、ス
イッチ10はディレィライン1,8、スイッチ11はデ
ィレィライン2,9のディレィタイムを切換えるように
構成されている。このとき、ディレィライン1.2のデ
ィレィタイムを等しく構成するとともに、ディレィライ
ン8,9のディレィタイムを等しく構成している。
FIG. 1 shows a block diagram of an image correction circuit according to an embodiment of the present invention, and FIG. 2 shows a waveform diagram at each point in FIG. 1 when a luminance input signal with a long rise time is input. . In Figures 1 and 2, 8.9 is a delay line, delay line 8 is arranged in parallel with delay line 1 and has a different delay time from delay line 1, and delay line 9 is a delay line. 2
The delay line 2 is arranged in parallel with the delay line 2 and has a different delay time. 10.11 is a switch as a switching means, and the switch 10 is configured to change the delay time of delay lines 1 and 8, and the switch 11 is configured to change the delay time of delay lines 2 and 9, depending on the rise time of the luminance input signal. . At this time, the delay times of delay lines 1 and 2 are configured to be equal, and the delay times of delay lines 8 and 9 are configured to be equal.

上記構成により、以下その動作を説明する。まず、ディ
レィライン1およびディレィライン2のディレィタイム
(遅延量)をたとえば50nsecとし、また、ディレ
ィライン8およびディレィライン9のディレィタイムを
たとえば100nSf3Cとする。ここで、たとえば、
輝度入力信号が100 n s e cの立上り時間の
短い信号入力時には、スイッチ10をディレィライン1
側に、また、スイッチ11をディレィライン2側に切換
え、このときの動作は従来例に示した動作と同じになり
、各点(ア)〜(り)の波形は第4図fa)に示したよ
うになる。
The operation of the above configuration will be explained below. First, the delay time (delay amount) of delay line 1 and delay line 2 is set to, for example, 50 nsec, and the delay time of delay line 8 and delay line 9 is set to, for example, 100 nSf3C. Here, for example,
When the luminance input signal has a short rise time of 100 nsec, switch 10 is connected to delay line 1.
When the switch 11 is switched to the delay line 2 side, the operation at this time is the same as that shown in the conventional example, and the waveforms at each point (a) to (ri) are shown in Figure 4 fa). It becomes like that.

次に、輝度入力信号が150nsecの立上り時間の長
い信号入力時には、スイッチ10をディレィライン8側
に、また、スイッチ11をディレィライン9側に切換え
る。このときの各点(ア)〜(り)の波形を第2図に示
す。
Next, when a luminance input signal having a long rise time of 150 nsec is input, the switch 10 is switched to the delay line 8 side, and the switch 11 is switched to the delay line 9 side. The waveforms at each point (a) to (ri) at this time are shown in FIG.

第2図において、輝度人力信号A ”は従来例の第4図
(b)に示す輝度入力信号A′と同一の立上り時間であ
り、これらを比教すると、本実施例のものはディレィラ
イン8をスイッチ10により切換えてディレィタイムを
たとえば100nsccと長く設定したので、従来の1
成員分信号C′の振幅が0.67となるのに対して本実
施例の1成員分18号C″は1となる。これは従来例の
第4図(a)に示す立上り時間の短いときの1成員分信
号Cの振幅lと同等となり、第2図の(つ)点における
1成員分信号C′以降の各点(1)〜(り)における信
号の振幅も従来例の輝度入力信号への立上り時間の短い
場合の各点(1)〜(り)における第4図(a)の振幅
と同等となる。したがって、立上り時間の長い輝度入力
信号が入ってきても、その立上り時間に応じてスイッチ
10.11でディレィタイムを切換えることで輝度補正
信号のオーバーシュート量が一定の画質補正が得られる
In FIG. 2, the brightness human input signal A'' has the same rise time as the brightness input signal A' shown in FIG. 4(b) of the conventional example. Since the delay time is set as long as 100 nscc by switching the delay time using the switch 10, the conventional 1
While the amplitude of the component signal C' is 0.67, the amplitude of one component No. 18 C'' of this embodiment is 1. This is because the rise time of the conventional example shown in FIG. 4(a) is short. The amplitude l of the one-component signal C is equal to the amplitude l of the one-component signal C at point (1) in FIG. The amplitude is equivalent to the amplitude in Fig. 4 (a) at each point (1) to (ri) when the rise time to the signal is short. Therefore, even if a luminance input signal with a long rise time is input, the rise time By switching the delay time using switches 10 and 11 in accordance with the above, it is possible to obtain image quality correction in which the amount of overshoot of the brightness correction signal is constant.

なお、本実施例では、ディレィライン1,8およびディ
レィライン2.9のそれぞれのディレィタイムを50 
+1 S e Cと100nsccに切換えているが、
これは輝度入力信号の立上り時間に応じて適当なディレ
ィタイムの値に設計すれば良い。
In addition, in this embodiment, the delay time of each of delay lines 1, 8 and 2.9 is set to 50.
I have switched to +1 S e C and 100nscc,
This may be designed to an appropriate delay time value depending on the rise time of the luminance input signal.

また、実際の回路においては、輝度入力信号がテレビ信
号時とビデオ信号時とを切換えるときにディレィライン
のディレィタイムを切換えるものである。
Furthermore, in an actual circuit, the delay time of the delay line is switched when the luminance input signal switches between a television signal and a video signal.

また、ディレィライン1,8およびディレィライン2.
9を半導体集積回路内に内蔵するとともに、ディレィラ
イン1とディレィライン8およびディレィライン2とデ
ィレィライン9をそれぞれ並列に配置して異なるディレ
ィタイムのディレィラインを切換えるものである。
Also, delay lines 1 and 8 and delay line 2.
9 is built into the semiconductor integrated circuit, and the delay line 1 and the delay line 8 and the delay line 2 and the delay line 9 are respectively arranged in parallel to switch between delay lines having different delay times.

発明の効果 以上のように本発明によれば、第1のディレィラインお
よび第2のディレィラインのディレィタイムを輝度入力
信号の立上り時間が長い場合にそれぞれのディレィタイ
ムも長くするように切換える手段を備えたことにより、
従来のように、輝度入力信号の立上り時間が長いときに
も輝度補正信号のプリオーバーシュート量が小さくなる
ということはなく、立上り時間の興なる輝度入力信号に
対しても輝度補正信号の振幅が一定となり、したがって
、プリオーバーシュート量が一定の画質補正を得ること
ができ、実用的にきわめて有用である。
Effects of the Invention As described above, according to the present invention, means is provided for switching the delay times of the first delay line and the second delay line so that when the rise time of the luminance input signal is long, the delay time of each of them is also increased. By preparing,
Unlike in the past, the pre-overshoot amount of the brightness correction signal does not become small even when the rise time of the brightness input signal is long, and the amplitude of the brightness correction signal does not decrease even for the brightness input signal with a long rise time. Therefore, it is possible to obtain image quality correction with a constant pre-overshoot amount, which is extremely useful in practice.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示す画質補正回路のブロッ
ク図、第2図は同画質補正回路の各点における輝度入力
の立上り時間が長い場合の波形図、第3図は従来の画質
補正回路のブロック図、第4図(a)(b)は同画質補
正回路の各点における波形を示す波形図であり、輝度入
力信号の立上り時間が短い場合および長い場合を示して
いる。 1,2,8.9・・・ディレィライン、3・・・減算回
路、4,6・・・乗算回路、5・・・微分回路、7・・
・加算回路、10.11・・・スイッチ。 代理人   森  本  義  弘 第 2図 第6図(a) A 第4図(1)) 4′
Fig. 1 is a block diagram of an image quality correction circuit showing an embodiment of the present invention, Fig. 2 is a waveform diagram when the rise time of luminance input is long at each point of the image quality correction circuit, and Fig. 3 is a waveform diagram of the conventional image quality correction circuit. The block diagrams of the correction circuit, FIGS. 4(a) and 4(b), are waveform diagrams showing waveforms at each point of the image quality correction circuit, and show cases where the rise time of the luminance input signal is short and long. 1, 2, 8.9...delay line, 3...subtraction circuit, 4,6...multiplication circuit, 5...differentiation circuit, 7...
-Addition circuit, 10.11...Switch. Agent Yoshihiro Morimoto Figure 2 Figure 6 (a) A Figure 4 (1)) 4'

Claims (1)

【特許請求の範囲】[Claims] 1、第1のディレィラインと、この第1のディレィライ
ンの前後の輝度信号を減算する減算回路と、前記減算回
路の後に接続される第2のディレィラインと、前記減算
回路と前記第2のディレィラインの出力を乗算する第1
の乗算回路と、前記減算回路の出力を微分した信号と前
記第1の乗算回路の出力を乗算する第2の乗算回路と、
前記第2の乗算回路の出力と前記第1のディレィライン
を通過した輝度信号を加える加算回路とを有する画質補
正回路であって、前記第1のディレィラインおよび第2
のディレィラインのそれぞれのディレィタイムを輝度入
力信号の立上り時間が長い場合にそれぞれのディレィタ
イムも長くするように切換える手段を設けた画質補正回
路。
1. A first delay line, a subtraction circuit that subtracts luminance signals before and after the first delay line, a second delay line connected after the subtraction circuit, and a subtraction circuit and the second delay line. The first to multiply the output of the delay line
a second multiplication circuit that multiplies the output of the first multiplication circuit by a signal obtained by differentiating the output of the subtraction circuit;
an image quality correction circuit comprising an output of the second multiplication circuit and an addition circuit that adds the luminance signal passed through the first delay line;
An image quality correction circuit provided with means for switching the delay time of each of the delay lines so that when the rise time of the luminance input signal is long, the delay time of each of the delay lines is also increased.
JP63330522A 1988-12-26 1988-12-26 Image quality correction circuit Expired - Fee Related JP3048366B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63330522A JP3048366B2 (en) 1988-12-26 1988-12-26 Image quality correction circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63330522A JP3048366B2 (en) 1988-12-26 1988-12-26 Image quality correction circuit

Publications (2)

Publication Number Publication Date
JPH02174376A true JPH02174376A (en) 1990-07-05
JP3048366B2 JP3048366B2 (en) 2000-06-05

Family

ID=18233573

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63330522A Expired - Fee Related JP3048366B2 (en) 1988-12-26 1988-12-26 Image quality correction circuit

Country Status (1)

Country Link
JP (1) JP3048366B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0265471A (en) * 1988-08-31 1990-03-06 Matsushita Electric Ind Co Ltd Contour correcting device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5131120A (en) * 1974-09-10 1976-03-17 Japan Broadcasting Corp
JPS57174985A (en) * 1981-04-20 1982-10-27 Matsushita Electric Ind Co Ltd Aperture correcting circuit
JPS60192465A (en) * 1984-03-14 1985-09-30 Matsushita Electric Ind Co Ltd Picture quality adjusting device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5131120A (en) * 1974-09-10 1976-03-17 Japan Broadcasting Corp
JPS57174985A (en) * 1981-04-20 1982-10-27 Matsushita Electric Ind Co Ltd Aperture correcting circuit
JPS60192465A (en) * 1984-03-14 1985-09-30 Matsushita Electric Ind Co Ltd Picture quality adjusting device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0265471A (en) * 1988-08-31 1990-03-06 Matsushita Electric Ind Co Ltd Contour correcting device

Also Published As

Publication number Publication date
JP3048366B2 (en) 2000-06-05

Similar Documents

Publication Publication Date Title
JP2847653B2 (en) Key device
JPH02174376A (en) Picture quality correction circuit
US5543859A (en) Horizontal contour emphasizing signal processor
US5021884A (en) Noise reducer circuit for video signal
JP2574803B2 (en) Noise reduction circuit for color television signal
JPH0580867B2 (en)
JP3384154B2 (en) Horizontal contour enhancement signal processing circuit
JP3077154B2 (en) Enhancer circuit
JP3314579B2 (en) Horizontal contour enhancement signal processing circuit
JPH0321104Y2 (en)
JPH01209886A (en) Super processor
JPH03208493A (en) Luminance signal/chrominance signal separation device
JPS63292776A (en) Contour correcting device
JP2569882B2 (en) Video non-additive mixing device
JPH08116549A (en) Contour improving circuit
JPH03185974A (en) Contour correction circuit
JPS6374383A (en) Color noise reducing circuit
JPH0250649B2 (en)
JPS6046688A (en) Color video camera
JPH04309088A (en) Yc separation circuit
JPH0470182A (en) Luminance signal/chrominance signal separation device
JPH0154912B2 (en)
JPS61150514A (en) Comb line filter
JPS63187971A (en) Compatible peak signal generator and method of generating the signal
JPH0194768A (en) Video signal outline correcting device

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees