JPH02159137A - Synchronizing transfer system for adpcm signal - Google Patents

Synchronizing transfer system for adpcm signal

Info

Publication number
JPH02159137A
JPH02159137A JP31303588A JP31303588A JPH02159137A JP H02159137 A JPH02159137 A JP H02159137A JP 31303588 A JP31303588 A JP 31303588A JP 31303588 A JP31303588 A JP 31303588A JP H02159137 A JPH02159137 A JP H02159137A
Authority
JP
Japan
Prior art keywords
pcm
information
frame
adpcm
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP31303588A
Other languages
Japanese (ja)
Inventor
Minoru Matsuoka
稔 松岡
Hisako Tanaka
久子 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Engineering Ltd
Original Assignee
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Engineering Ltd filed Critical NEC Engineering Ltd
Priority to JP31303588A priority Critical patent/JPH02159137A/en
Publication of JPH02159137A publication Critical patent/JPH02159137A/en
Pending legal-status Critical Current

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)

Abstract

PURPOSE:To use just a single multi-frame detecting circuit at the reception side by using the multi-frame information which is transmitted via a TSO, the signaling information on a 1st PCM, the PCM phase difference information which is transmitted via TS16 and the signaling information on a 2nd PCM to constitute the frame of an ADPCM. CONSTITUTION:Both the multi-frame information and the signaling information on a 1st PCM(PCM1) are put into a TSO. At the same time, the phase difference information between a 2nd PCM(PCM2) and the PCM1 and the signaling information are put into a TS16. Thus the frame of an ADPCM signal is formed. Then the phase difference information on the PCM2 is put into each of frames F1-F8, and the same frame phase is secured between the PCM1 and the PCM2. The '001' shows the difference of one frams, and '111' shows the difference of 8 frames respectively.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はＡＤＰＣＭ（Ａｄａｐｔｌｖｅ　Ｄｉｆｆ＠ｒ
ｎｏｅ　Ｐｕｔｓｅ　Ｃｏｄｅ　Ｍｏｄｕｔａｔｉｏｎ
）信号を伝送する場合の７レーム構成に係り、特に２系
統のＰＣＭ信号をＡＤＰＣＭ信号に変換した後多重化し
、１系統の信号として転送するＡＤＰＣＭ信号における
同期転送方式に関するものである。[Detailed Description of the Invention] [Industrial Application Field] The present invention is directed to ADPCM (Adaptlve Diff@r
noe Putse Code Modulation
) This relates to a 7-frame configuration for transmitting signals, and particularly relates to a synchronous transfer method for ADPCM signals in which two systems of PCM signals are converted into ADPCM signals, multiplexed, and transferred as one system of signals.

〔従来の技術〕[Conventional technology]

従来のＡＤＰＣＭマルチ７レーム同期転送方式の一例を
第３図に示し説明する。An example of the conventional ADPCM multi-7-frame synchronous transfer method is shown in FIG. 3 and will be described.

図において、■はバイオレーションを示し、Ｘは対局警
報、１〜３０は各ＣＨのシグナリング情報を示す。なお
、※印は不定を意味する。そして、ＴＳＯおよびＴＳ１
６に各々のＰＣＭにおけるマルチフレーム情報がまった
くの非同期で挿入されている。In the figure, ■ indicates a violation, X indicates a game warning, and 1 to 30 indicate signaling information of each CH. Note that the * mark means indefinite. And TSO and TS1
6, multiframe information in each PCM is inserted completely asynchronously.

このように１従来の同期転送方式は、ＰＣＭＩ側とＰＣ
Ｍ２側の２系統のＰＣＭ信号に挿入されている同期信号
の位置が非同期のため、個別に同期検出した後ＫＡＤＰ
ＣＭ符号化され、ＴＳＯとＴＳ　１６の位置にそれぞれ
の位置に対応した同一のマルチフレームパターンを挿入
して転送する方式となっていた。In this way, the conventional synchronous transfer method
Since the positions of the synchronization signals inserted into the two PCM signals on the M2 side are asynchronous, KADP is detected after individually detecting synchronization.
CM encoding was used, and the same multi-frame pattern corresponding to each position was inserted in the TSO and TS 16 positions and transferred.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のＡＤＰＣＭ信号における同期転送方式で
は、個々のＰＣＭ信号に対するマルチフレーム同期が別
々のタイムスロットにまったくの非同期で挿入されてい
るため、受信側におけるマルチフレーム同期検出を別々
に持つ必要があシ、回路としては非常に大きくなるとい
う課題があった。In the conventional synchronous transfer method for ADPCM signals described above, multiframe synchronization for each PCM signal is inserted completely asynchronously in different time slots, so it is necessary to separately detect multiframe synchronization on the receiving side. However, the problem was that the circuit was extremely large.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のＡＤＰＣＭ信号における同期転送方式は、２系
統のＰＣＭ信号をＡＤＰＣＭ信号に変換した後多重化し
、１系統の信号として転送するＡＤＰＣＭフレーム構成
において、各ＰＣＭ信号に対応するマルチフレーム情報
を通常のマルチフレーム情報と第１のＰＣＭおよび第２
のＰＣＭの位相差情報を挿入するようＫしたものである
。The synchronous transfer method for ADPCM signals of the present invention converts two systems of PCM signals into ADPCM signals, multiplexes them, and transfers them as one system of signals.In the ADPCM frame structure, multiframe information corresponding to each PCM signal is Multiframe information and first PCM and second PCM
The phase difference information of the PCM is inserted.

〔作用〕[Effect]

本発明においては、ＡＤＰＣＭのフレーム位相をＴＳＯ
で送るマルチフレーム情報と第１のＰＣＭのシグナリン
グ情報、ＴＳ１６で送るＰＣＭ位相差情報および第２の
ＰＣＭのシグナリング情報とする。In the present invention, the frame phase of ADPCM is set to TSO.
multiframe information and first PCM signaling information sent in TS16, PCM phase difference information and second PCM signaling information sent in TS16.

〔実施例〕 以下、図面に基づき本発明の実施例を詳細に説明する。〔Example〕 Hereinafter, embodiments of the present invention will be described in detail based on the drawings.

第１図は本発明によるＡＤＰＣＭ信号における同期転送
方式の説明に供するＰＣＭマルチフレーム構成を示す図
で、ＴＳＯにマルチフレーム情報およびシグナリング情
報が挿入されていることを示す。FIG. 1 is a diagram showing a PCM multiframe structure for explaining a synchronous transfer method in an ADPCM signal according to the present invention, and shows that multiframe information and signaling information are inserted into TSO.

図において、■はバイオレーションを示し、Ｘは対局警
報、１〜３０は各ＣＨのシグナリング情報を示す。In the figure, ■ indicates a violation, X indicates a game warning, and 1 to 30 indicate signaling information of each CH.

第２図は本発明におけるＡＤＰＣＭのマルチフレーム構
成を示す図である。FIG. 2 is a diagram showing the multi-frame structure of ADPCM in the present invention.

この第２図において第１図と同一符号のものは相当部分
を示す。In FIG. 2, the same reference numerals as in FIG. 1 indicate corresponding parts.

この第２図においては、ＴＳＯに第１０ＰＣＭ（ＰＣＭ
ｌ）のマルチフレーム情報およびシグナリング情報を挿
入し、ＴＳ　１６には第２のＰＣＭ（ＰＣＭ２）の第１
のＰＣＭ　（ＰＣＭＩ　）との位相差情報およびシグナ
リング情報を挿入し、ＡＤＰＣＭ信号のフレームを構成
している。In this Figure 2, the 10th PCM (PCM
l) multiframe information and signaling information of the second PCM (PCM2) are inserted into the TS 16.
ADPCM signal frame is constructed by inserting phase difference information with PCM (PCMI) and signaling information.

そして、第２のＰＣＭ　（ＰＣＭ　２　）の位相差情報
はＦ１〜Ｆ８の毎フレームに挿入され、第１のＰＣＭ（
ＰＣＭｌ）と第２のＰＣＭ（ＰＣＭ２）のフレーム位相
は同じであシ、ｒｏｏＩＪであれば１フレームの差を示
し、ｒｌ　１１Ｊで８フレームの差を示す。この第２図
ではｒｌｏＩＪであシ、６フレームの差を示している。Then, the phase difference information of the second PCM (PCM 2 ) is inserted into every frame of F1 to F8, and the phase difference information of the second PCM (PCM 2 ) is inserted into every frame of F1 to F8.
The frame phases of PCMl) and the second PCM (PCM2) are the same; rooIJ shows a difference of 1 frame, and rl 11J shows a difference of 8 frames. In FIG. 2, rloIJ indicates a difference of 6 frames.

このように、本発明においては、各ＰＣＭ信号に対応す
るマルチフレーム情報を通常のマルチフレーム情報と第
１のＰＣＭおよび第２のＰＣＭの位相差情報を挿入する
。As described above, in the present invention, the multiframe information corresponding to each PCM signal is inserted with the normal multiframe information and the phase difference information of the first PCM and the second PCM.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、ＡＤＰＣＭのフレーム構
成をＴＳＯで送るマルチフレーム情報と第１のＰＣＭの
シグナリング情報、ＴＳ１６で送るＰＣＭ位相差情報お
よび第２のＰＣＭのシグナリング情報とすることにより
、受信側でのマルチフレーム検出回路が１つとなり、Ｔ
Ｓ１６の前３ビツトの位相差情報を検出するだけの簡単
な回路で行うことができる効果がある。As explained above, the present invention has the frame structure of ADPCM as multi-frame information and first PCM signaling information sent in TSO, PCM phase difference information and second PCM signaling information sent in TS16, and thereby receives The multi-frame detection circuit on the side becomes one, and T
This has the advantage that it can be performed with a simple circuit that only detects the phase difference information of the 3 bits before S16.

【図面の簡単な説明】[Brief explanation of the drawing]

第１図は本発明によるＡＤＰＣＭ信号における同期転送
方式の説明に供するＰＣＭマルチフレーム構成を示す図
、第２図は本発明におけるＡＤＰＣＭマルチフレーム構
成を示す図、第３図は従来のＡＤＰＣＭマルチフレーム
同期転送方式の説明に供するＡＤＰＣＭマルチフレーム
構成を示す図である。 ■・・・・パイオレ―ショ／、Ｘ・・・・対局を報、１
〜３０・・・・各ＣＨのシグナリング情報。FIG. 1 is a diagram showing a PCM multi-frame structure for explaining the synchronous transfer method for ADPCM signals according to the present invention, FIG. 2 is a diagram showing an ADPCM multi-frame structure in the present invention, and FIG. 3 is a diagram showing the conventional ADPCM multi-frame synchronization. FIG. 2 is a diagram showing an ADPCM multiframe configuration for explaining a transfer method. ■・・・Piole show/, X...Report the game, 1
~30...Signaling information of each CH.

Claims (1)

【特許請求の範囲】[Claims] ２系統のＰＣＭ信号をＡＤＰＣＭ信号に変換した後多重
化し、１系統の信号として転送するＡＤＰＣＭフレーム
構成において、各ＰＣＭ信号に対応するマルチフレーム
情報を通常のマルチフレーム情報と第１のＰＣＭおよび
第２のＰＣＭの位相差情報を挿入することを特徴とする
ＡＤＰＣＭ信号における同期転送方式。In an ADPCM frame configuration in which two systems of PCM signals are converted into ADPCM signals, multiplexed, and transferred as one system signal, multiframe information corresponding to each PCM signal is combined with normal multiframe information and the first and second PCM signals. A synchronous transfer method for ADPCM signals characterized by inserting PCM phase difference information.
JP31303588A 1988-12-13 1988-12-13 Synchronizing transfer system for adpcm signal Pending JPH02159137A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP31303588A JPH02159137A (en) 1988-12-13 1988-12-13 Synchronizing transfer system for adpcm signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP31303588A JPH02159137A (en) 1988-12-13 1988-12-13 Synchronizing transfer system for adpcm signal

Publications (1)

Publication Number Publication Date
JPH02159137A true JPH02159137A (en) 1990-06-19

Family

ID=18036425

Family Applications (1)

Application Number Title Priority Date Filing Date
JP31303588A Pending JPH02159137A (en) 1988-12-13 1988-12-13 Synchronizing transfer system for adpcm signal

Country Status (1)

Country Link
JP (1) JPH02159137A (en)

Similar Documents

Publication Publication Date Title
US5058104A (en) Tdm demultiplexer with dedicated maintenance channels to indicate high-speed line faults to low speed circuits
EP0969673A3 (en) Error detection in receiving multiplex signals
JPH02159137A (en) Synchronizing transfer system for adpcm signal
CA1156384A (en) Error monitoring in digital transmission systems
JPS6118235A (en) Synchronizing system in digital communication system
JP2502712B2 (en) Data transmission equipment
JP2552978B2 (en) Frame synchronization method
JP3190835B2 (en) Data communication device and method
JP3564549B2 (en) Communication control device
JPS5911222B2 (en) Multi-frame synchronization method
JPH0265431A (en) Cyclic redundancy check system
JPH01180144A (en) Synchronizing multiplex system
JPS63278436A (en) Multi-frame synchronizing system
JPS62160833A (en) Fault detection circuit for subsequent synchronization type transmission equipment
JPH04168821A (en) Serial bus transmission system
JPH0230650U (en)
KR930017330A (en) Phaser Power Saving
JPS63234746A (en) Multi-frame transmitting system
JPH05308335A (en) Method and device for multiplexing and demultiplexing
JPS60180236A (en) Synchronous multiplex system
JPH02183641A (en) Frame synchronizing system
JPH0469460B2 (en)
KR960016295A (en) Synchronizer and Method between Master-Slave Nodes in Switching Network
JPH02312416A (en) Synchronizing establishing method for tdma system
JPH03195226A (en) Transmitter and receiver