JPH02120933U - - Google Patents
Info
- Publication number
- JPH02120933U JPH02120933U JP3052689U JP3052689U JPH02120933U JP H02120933 U JPH02120933 U JP H02120933U JP 3052689 U JP3052689 U JP 3052689U JP 3052689 U JP3052689 U JP 3052689U JP H02120933 U JPH02120933 U JP H02120933U
- Authority
- JP
- Japan
- Prior art keywords
- stage
- flop
- type flip
- output
- supplied
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Pulse Circuits (AREA)
Description
第１図は本考案による分周回路の実施例を示す
ブロツク図、第２図は第１図において遅延素子の
デイレイ量を原クロツク周期の４倍として１１分
周を行なつた時の各部の波形を示すタイミング図
、第３図は第１図において遅延素子のデイレイ量
を変化させた時の分周されたクロツク信号を示す
タイミング図、第４図は従来技術による分周回路
の一例（１１分周）を示すブロツク図である。
１１，１２，２１〜２６……Ｄ形フリツプフロ
ツプ、１３……ＡＮＤ回路、１４……遅延素子、
１０１〜１０７……信号線。
Fig. 1 is a block diagram showing an embodiment of the frequency divider circuit according to the present invention, and Fig. 2 shows the components of Fig. 1 when the delay amount of the delay element is set to 4 times the original clock period and the frequency is divided by 11. FIG. 3 is a timing diagram showing the frequency-divided clock signal when the delay amount of the delay element is changed in FIG. FIG. 2 is a block diagram showing frequency division. 11, 12, 21-26...D flip-flop, 13...AND circuit, 14...delay element,
101-107...Signal lines.
Claims (1)
ロツク信号を供給し、前記前段Ｄ形フリツプフロ
ツプの反転出力と前記前段Ｄ形フリツプフロツ
プの出力側に接続した後段Ｄ形フリツプフロツプ
の出力との論理積をとつた信号を遅延素子を介
して前記前段フリツプフロツプの他方の入力側に
供給したことを特徴とする分周回路。 A clock signal is supplied to one input stage of a front-stage D-type flip-flop, and a signal is obtained by performing the logical product of the inverted output of the front-stage D-type flip-flop and the output of a rear-stage D-type flip-flop connected to the output side of the front-stage D-type flip-flop. is supplied to the other input side of the front-stage flip-flop via a delay element.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3052689U JPH02120933U (en) | 1989-03-16 | 1989-03-16 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3052689U JPH02120933U (en) | 1989-03-16 | 1989-03-16 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH02120933U true JPH02120933U (en) | 1990-10-01 |
Family
ID=31255657
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3052689U Pending JPH02120933U (en) | 1989-03-16 | 1989-03-16 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02120933U (en) |
-
1989
- 1989-03-16 JP JP3052689U patent/JPH02120933U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61128832U (en) | ||
| JPH02120933U (en) | ||
| JPH01151629U (en) | ||
| JPH02126433U (en) | ||
| JPH02141127U (en) | ||
| JPS59175193U (en) | timing circuit | |
| JPH0223124U (en) | ||
| JPS61128841U (en) | ||
| JPS6133529U (en) | Frequency divider circuit | |
| JPS6286740U (en) | ||
| JPH01100534U (en) | ||
| JPS60124140U (en) | clock synchronization circuit | |
| JPS62129841U (en) | ||
| JPS62203521U (en) | ||
| JPH02147932U (en) | ||
| JPS6114534U (en) | timer circuit | |
| JPS63153630U (en) | ||
| JPH0466817U (en) | ||
| JPS63113300U (en) | ||
| JPH036325U (en) | ||
| JPS61131130U (en) | ||
| JPS6335324U (en) | ||
| JPS59143149U (en) | Integral judgment circuit | |
| JPH0255740U (en) | ||
| JPH0293840U (en) |