JPH02108160U - - Google Patents
Info
- Publication number
- JPH02108160U JPH02108160U JP1352889U JP1352889U JPH02108160U JP H02108160 U JPH02108160 U JP H02108160U JP 1352889 U JP1352889 U JP 1352889U JP 1352889 U JP1352889 U JP 1352889U JP H02108160 U JPH02108160 U JP H02108160U
- Authority
- JP
- Japan
- Prior art keywords
- date
- time
- setting
- schedule
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Landscapes
- Electric Clocks (AREA)
- Measurement Of Unknown Time Intervals (AREA)
- Calculators And Similar Devices (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Description
第１図は本考案の一実施例の回路構成を示す図
、第２図は第１図中のＲＡＭの一部の構成を示す
図、第３図は第１図中の表示部の液晶表示パネル
の構成を示す図、第４図は上記実施例の動作の概
要を示すジエネラルフローチヤート、第５図は上
記ジエネラルフローチヤート中のスイツチ処理を
詳細に示すフローチヤート、第６図は上記ジエネ
ラルフローチヤート中の表示処理を詳細に示すフ
ローチヤート、第７図は、スイツチ操作に伴なう
表示の変遷を示す図である。
１……ＣＰＵ、２……発振回路、３……分周回
路、４……時刻計数回路、５……日付計数回路、
６……入力部、７……表示部、７ａ……液晶表示
パネル、８……ＲＡＭ、Ｍ……モードスイツチ、
Ｐ……行アドレスポインタ、Ｎ……スケジユール
数レジスタ、ＳＭ……スケジユール記憶部、ＤＡ
……日付エリア、ＴＡ……時刻エリア、ＭＡ……
メモリエリア、Ｓｍ……モードスイツチ、Ｓｐ…
…ページスイツチ。
Figure 1 is a diagram showing the circuit configuration of an embodiment of the present invention, Figure 2 is a diagram showing the configuration of a part of the RAM in Figure 1, and Figure 3 is the liquid crystal display of the display section in Figure 1. 4 is a general flowchart showing an overview of the operation of the above embodiment; FIG. 5 is a flowchart showing details of the switch processing in the general flowchart; FIG. 6 is a flowchart showing the details of the switch processing in the above general flowchart. FIG. 7 is a flowchart showing in detail the display processing in the general flowchart, and is a diagram showing the transition of the display as the switch is operated. 1... CPU, 2... Oscillation circuit, 3... Frequency dividing circuit, 4... Time counting circuit, 5... Date counting circuit,
6...Input section, 7...Display section, 7a...Liquid crystal display panel, 8...RAM, M...Mode switch,
P...Row address pointer, N...Schedule number register, SM...Schedule storage unit, DA
...Date area, TA...Time area, MA...
Memory area, S m ...Mode switch, S p ...
...Page switch.
Claims (1)
段と、 この設定手段で設定されたスケジユール日時と
上記計時手段で得られた現在日時との差に応じて
、複数の時刻、日付単位のうちの１つの単位を選
択する単位選択手段と、 スケジユール日時までの残りデータを上記単位
選択手段により選択された単位で表示する表示手
段とを備えることを特徴とするスケジユール時刻
表示装置。[Scope of Claim for Utility Model Registration] A timekeeping means for obtaining the current time and date; a setting means for setting the scheduled time and date; and a timekeeping means for setting the scheduled time and date; A unit selection means for selecting one of a plurality of time and date units according to the difference, and a display means for displaying the remaining data up to the schedule date and time in the unit selected by the unit selection means. A schedule time display device characterized by:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1352889U JPH02108160U (en) | 1989-02-09 | 1989-02-09 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1352889U JPH02108160U (en) | 1989-02-09 | 1989-02-09 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH02108160U true JPH02108160U (en) | 1990-08-28 |
Family
ID=31223909
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1352889U Pending JPH02108160U (en) | 1989-02-09 | 1989-02-09 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02108160U (en) |
-
1989
- 1989-02-09 JP JP1352889U patent/JPH02108160U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0258597B2 (en) | ||
| JPH0390351U (en) | ||
| JPH02108160U (en) | ||
| JP2984770B2 (en) | Electronic clock | |
| JPH0615313Y2 (en) | Data storage device | |
| JPS6229979Y2 (en) | ||
| JPS607478A (en) | Image display | |
| JPS642230Y2 (en) | ||
| JPS59196494A (en) | Electronic schedule board controller | |
| JPH0179151U (en) | ||
| JPH0615318Y2 (en) | Electronic scheduler | |
| JP2513600Y2 (en) | Data bank device | |
| JPH0273270U (en) | ||
| JPH03106493U (en) | ||
| JPH03119268U (en) | ||
| JPH0289153A (en) | Number of days calculator for electronic apparatus | |
| JPS5660385A (en) | Small-size electronic apparatus | |
| JPH052253U (en) | Electronic device using external memory | |
| JPS6363859U (en) | ||
| JPS6376955U (en) | ||
| JPH0328488U (en) | ||
| JPH0318921A (en) | Data display device | |
| JPH0289550U (en) | ||
| JPH03115894U (en) | ||
| JPS60171482A (en) | Electronic timepiece with alarm |