JPH0182512U - - Google Patents
Info
- Publication number
- JPH0182512U JPH0182512U JP1987178482U JP17848287U JPH0182512U JP H0182512 U JPH0182512 U JP H0182512U JP 1987178482 U JP1987178482 U JP 1987178482U JP 17848287 U JP17848287 U JP 17848287U JP H0182512 U JPH0182512 U JP H0182512U
- Authority
- JP
- Japan
- Prior art keywords
- delay line
- variable delay
- inductance element
- variable
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000005669 field effect Effects 0.000 description 1
Landscapes
- Processing Of Color Television Signals (AREA)
- Networks Using Active Elements (AREA)
Description
第１図は本考案に係る可変遅延線の一実施例を
示す回路図、第２図は本考案の他の可変遅延線を
示す回路図、第３図は本考案の参考となる可変遅
延線を示す回路図、第４図は可変容量ダイオード
を用いた可変遅延線における一般的な特性図であ
る。
１……入力端子、３，９……出力端子、５……
非直線回路、７……出力タツプ、Ｃｐ，Ｃｐ１，
Ｃｐ２……バイパスコンデンサ、ＤＬ，ＤＬ′…
…可変遅延線、ＤＡＣ……Ｄ／Ａコンバータ、Ｄ
ｖ……可変容量ダイオード、ＧＬ……接地側ライ
ン、Ｉ……バツフア回路（インバータ）、Ｌ，Ｌ
′……インダクタンス素子、Ｒ１，Ｒ２……抵抗
、Ｔｒ……可変インピーダンス素子（電界効果ト
ランジスタ）。
Fig. 1 is a circuit diagram showing one embodiment of the variable delay line according to the present invention, Fig. 2 is a circuit diagram showing another variable delay line of the present invention, and Fig. 3 is a variable delay line serving as a reference for the present invention. FIG. 4 is a general characteristic diagram of a variable delay line using variable capacitance diodes. 1...Input terminal, 3,9...Output terminal, 5...
Non-linear circuit, 7...output tap, Cp, Cp 1 ,
Cp 2 ... Bypass capacitor, DL, DL'...
...Variable delay line, DAC...D/A converter, D
v...variable capacitance diode, GL...ground side line, I...buffer circuit (inverter), L, L
'...Inductance element, R1 , R2 ...Resistance, Tr...Variable impedance element (field effect transistor).
Claims (1)
されかつ他端が接地側ラインに共通接続された複
数の可変容量ダイオードと、 前記接地側ラインを交流的に接地するバイパス
コンデンサと、を有し、 前記可変容量ダイオードに加えられる制御信号
によつて遅延時間が可変される可変遅延線におい
て、 前記バイパスコンデンサが、可変遅延線の入出
力部に近い前記可変容量ダイオードと前記接地ラ
インの各接続部に各々接続されてなることを特徴
とする可変遅延線、 (2) 前記インダクタンス素子の両端が前記入出
力部である実用新案登録請求の範囲第１項記載の
可変遅延線。 (3) 前記インダクタンス素子の途中が少なくと
も前記入力部もしくは前記出力部である実用新案
登録請求の範囲第１項記載の可変遅延線。 (4) 前記インダクタンス素子の途中にも別の出
力部が形成され、少なくとも前記入出力部におけ
る前記可変容量ダイオードと前記接地ラインの各
接続部で、前記バイパスコンデンサが接続された
実用新案登録請求の範囲第２項記載の可変遅延線
。[Claims for Utility Model Registration] (1) A wire-wound inductance element, a plurality of variable capacitance diodes whose one end is connected to the inductance element in a ladder shape and whose other ends are commonly connected to a ground line, and the ground. a bypass capacitor that AC-grounds a side line, the variable delay line having a delay time varied by a control signal applied to the variable capacitance diode, wherein the bypass capacitor connects the input and output of the variable delay line. (2) A variable delay line characterized in that the variable capacitance diode is connected to each connection portion of the ground line close to the ground line; (2) Both ends of the inductance element are the input/output portions. The variable delay line according to range 1. (3) The variable delay line according to claim 1, wherein a part of the inductance element is at least the input section or the output section. (4) Another output part is formed in the middle of the inductance element, and the bypass capacitor is connected at least at each connection part between the variable capacitance diode and the ground line in the input/output part. Variable delay line according to range 2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987178482U JPH0182512U (en) | 1987-11-24 | 1987-11-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987178482U JPH0182512U (en) | 1987-11-24 | 1987-11-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0182512U true JPH0182512U (en) | 1989-06-01 |
Family
ID=31470096
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1987178482U Pending JPH0182512U (en) | 1987-11-24 | 1987-11-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0182512U (en) |
-
1987
- 1987-11-24 JP JP1987178482U patent/JPH0182512U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0182512U (en) | ||
| JPS648831U (en) | ||
| JPH0182513U (en) | ||
| JPS648832U (en) | ||
| JPS62169531U (en) | ||
| JPS6352322U (en) | ||
| JPS62100712U (en) | ||
| JPH0370414U (en) | ||
| JPS63131436U (en) | ||
| JPH0429228U (en) | ||
| JPH03103639U (en) | ||
| JPS6430927U (en) | ||
| JPS6142124U (en) | active delay line | |
| JPS59134927U (en) | variable attenuator | |
| JPS62193312U (en) | ||
| JPS6364112U (en) | ||
| JPH01153736U (en) | ||
| JPH01117122U (en) | ||
| JPH0295922U (en) | ||
| JPS6293814U (en) | ||
| JPH0262826U (en) | ||
| JPH0286235U (en) | ||
| JPH0358030U (en) | ||
| JPS60114410U (en) | variable attenuator | |
| JPS62173849U (en) |