JPH0149982B2 - - Google Patents

Info

Publication number
JPH0149982B2
JPH0149982B2 JP59197040A JP19704084A JPH0149982B2 JP H0149982 B2 JPH0149982 B2 JP H0149982B2 JP 59197040 A JP59197040 A JP 59197040A JP 19704084 A JP19704084 A JP 19704084A JP H0149982 B2 JPH0149982 B2 JP H0149982B2
Authority
JP
Japan
Prior art keywords
bus
arbiter
memory
data
information processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59197040A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6175465A (ja
Inventor
Ritsu Katayama
Hiroshi Shimizu
Hiroaki Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shingijutsu Kaihatsu Jigyodan
Sanyo Denki Co Ltd
Original Assignee
Shingijutsu Kaihatsu Jigyodan
Sanyo Denki Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shingijutsu Kaihatsu Jigyodan, Sanyo Denki Co Ltd filed Critical Shingijutsu Kaihatsu Jigyodan
Priority to JP59197040A priority Critical patent/JPS6175465A/ja
Publication of JPS6175465A publication Critical patent/JPS6175465A/ja
Publication of JPH0149982B2 publication Critical patent/JPH0149982B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Processing Or Creating Images (AREA)
JP59197040A 1984-09-20 1984-09-20 マルチプロセサシステム Granted JPS6175465A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59197040A JPS6175465A (ja) 1984-09-20 1984-09-20 マルチプロセサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59197040A JPS6175465A (ja) 1984-09-20 1984-09-20 マルチプロセサシステム

Publications (2)

Publication Number Publication Date
JPS6175465A JPS6175465A (ja) 1986-04-17
JPH0149982B2 true JPH0149982B2 (enrdf_load_stackoverflow) 1989-10-26

Family

ID=16367721

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59197040A Granted JPS6175465A (ja) 1984-09-20 1984-09-20 マルチプロセサシステム

Country Status (1)

Country Link
JP (1) JPS6175465A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6175465A (ja) 1986-04-17

Similar Documents

Publication Publication Date Title
US4481572A (en) Multiconfigural computers utilizing a time-shared bus
EP0450233B1 (en) Bus access for digital computer system
US4797815A (en) Interleaved synchronous bus access protocol for a shared memory multi-processor system
US7246185B1 (en) Master and slave side arbitrators associated with programmable chip system components
US4814970A (en) Multiple-hierarchical-level multiprocessor system
US5392436A (en) Two level system bus arbitration having lower priority multiprocessor arbitration and higher priority in a single processor and a plurality of bus masters arbitration
KR930009063B1 (ko) 가상메모리 데이타 전송능력을 가진 고속도 버스 및 데이타 전송방법
JP2577865B2 (ja) ベクトル処理装置及びその制御方法
US5210828A (en) Multiprocessing system with interprocessor communications facility
IL97315A (en) Multi-group signal processor
JPS5837585B2 (ja) ケイサンキソウチ
JPH0713945A (ja) 演算処理部および制御・記憶部分離型マルチプロセッサ ・システムのバス構造
CA1241762A (en) Interrupt mechanism for multi-microprocessing system having multiple busses
CA2478570A1 (en) Data processing apparatus and system and method for controlling memory access
US5517624A (en) Multiplexed communication protocol between central and distributed peripherals in multiprocessor computer systems
US6647450B1 (en) Multiprocessor computer systems with command FIFO buffer at each target device
Tuazon et al. Mark IIIfp hypercube concurrent processor architecture
JPH0149982B2 (enrdf_load_stackoverflow)
JPH0227696B2 (ja) Johoshorisochi
EP0923031B1 (en) Method for reading data from a shared memory in a multiprocessor computer system
JP2504528B2 (ja) 主記憶制御装置間バス制御方式
Narasimhan et al. A four-channel communications arbiter for multiprocessor arrays
US20060064553A9 (en) Data processing apparatus and system and method for controlling memory access
JPH0544696B2 (enrdf_load_stackoverflow)
JPS5897758A (ja) 共有メモリの制御方式

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term