JPS6175465A - マルチプロセサシステム - Google Patents

マルチプロセサシステム

Info

Publication number
JPS6175465A
JPS6175465A JP59197040A JP19704084A JPS6175465A JP S6175465 A JPS6175465 A JP S6175465A JP 59197040 A JP59197040 A JP 59197040A JP 19704084 A JP19704084 A JP 19704084A JP S6175465 A JPS6175465 A JP S6175465A
Authority
JP
Japan
Prior art keywords
bus
arbiter
memory
data
shared memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59197040A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0149982B2 (enrdf_load_stackoverflow
Inventor
Ritsu Katayama
片山　立
Hiroshi Shimizu
博 清水
Hiroaki Tanaka
広明 田仲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Japan Science and Technology Agency
Original Assignee
Research Development Corp of Japan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Research Development Corp of Japan filed Critical Research Development Corp of Japan
Priority to JP59197040A priority Critical patent/JPS6175465A/ja
Publication of JPS6175465A publication Critical patent/JPS6175465A/ja
Publication of JPH0149982B2 publication Critical patent/JPH0149982B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Processing Or Creating Images (AREA)
JP59197040A 1984-09-20 1984-09-20 マルチプロセサシステム Granted JPS6175465A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59197040A JPS6175465A (ja) 1984-09-20 1984-09-20 マルチプロセサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59197040A JPS6175465A (ja) 1984-09-20 1984-09-20 マルチプロセサシステム

Publications (2)

Publication Number Publication Date
JPS6175465A true JPS6175465A (ja) 1986-04-17
JPH0149982B2 JPH0149982B2 (enrdf_load_stackoverflow) 1989-10-26

Family

ID=16367721

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59197040A Granted JPS6175465A (ja) 1984-09-20 1984-09-20 マルチプロセサシステム

Country Status (1)

Country Link
JP (1) JPS6175465A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0149982B2 (enrdf_load_stackoverflow) 1989-10-26

Similar Documents

Publication Publication Date Title
US5301279A (en) Apparatus for conditioning priority arbitration
US4797815A (en) Interleaved synchronous bus access protocol for a shared memory multi-processor system
US4814970A (en) Multiple-hierarchical-level multiprocessor system
US4481572A (en) Multiconfigural computers utilizing a time-shared bus
US4937734A (en) High speed bus with virtual memory data transfer and rerun cycle capability
US4724520A (en) Modular multiport data hub
US5121487A (en) High speed bus with virtual memory data transfer capability using virtual address/data lines
CN1082210C (zh) 存储器直接存取控制设备
EP0450233A2 (en) Bus access for digital computer system
WO1994008313A1 (en) Arrangement of dma, interrupt and timer functions to implement symmetrical processing in a multiprocessor computer system
JP2577865B2 (ja) ベクトル処理装置及びその制御方法
CA2116826C (en) Data processing system using a non-multiplexed, asynchronous address/data bus system
CN116737604A (zh) 内存控制芯片、服务器的内存模组以及服务器
US5097483A (en) Tri-statable bus with apparatus to drive bus line to first level and then second level for predetermined time before turning off
US5517624A (en) Multiplexed communication protocol between central and distributed peripherals in multiprocessor computer systems
JPS6175465A (ja) マルチプロセサシステム
Tuazon et al. Mark IIIfp hypercube concurrent processor architecture
CN1391178A (zh) 具有共享工作存储器的多处理器系统
JPH0227696B2 (ja) Johoshorisochi
JPS6363940B2 (enrdf_load_stackoverflow)
JP2741514B2 (ja) マルチｃｐｕシステム
JP2504528B2 (ja) 主記憶制御装置間バス制御方式
KR960015587B1 (ko) 시스템 제어기 모듈에서의 dma 제어기 및 그 제어방법
EP0923031A1 (en) Method for reading data from a shared memory in a multiprocessor computer system
JP3878097B2 (ja) バス制御方式及びコンピュータシステム

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term