JPH0141056B2 - - Google Patents

Info

Publication number
JPH0141056B2
JPH0141056B2 JP56168152A JP16815281A JPH0141056B2 JP H0141056 B2 JPH0141056 B2 JP H0141056B2 JP 56168152 A JP56168152 A JP 56168152A JP 16815281 A JP16815281 A JP 16815281A JP H0141056 B2 JPH0141056 B2 JP H0141056B2
Authority
JP
Japan
Prior art keywords
pulse train
synchronization word
signal
code
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56168152A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5869151A (ja
Inventor
Tadayoshi Kitayama
Shigeyuki Kawarabayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP56168152A priority Critical patent/JPS5869151A/ja
Publication of JPS5869151A publication Critical patent/JPS5869151A/ja
Publication of JPH0141056B2 publication Critical patent/JPH0141056B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56168152A 1981-10-21 1981-10-21 復号化回路 Granted JPS5869151A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56168152A JPS5869151A (ja) 1981-10-21 1981-10-21 復号化回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56168152A JPS5869151A (ja) 1981-10-21 1981-10-21 復号化回路

Publications (2)

Publication Number Publication Date
JPS5869151A JPS5869151A (ja) 1983-04-25
JPH0141056B2 true JPH0141056B2 (de) 1989-09-01

Family

ID=15862778

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56168152A Granted JPS5869151A (ja) 1981-10-21 1981-10-21 復号化回路

Country Status (1)

Country Link
JP (1) JPS5869151A (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4759040A (en) * 1986-02-01 1988-07-19 Iwatsu Electric Co., Ltd. Digital synchronizing circuit

Also Published As

Publication number Publication date
JPS5869151A (ja) 1983-04-25

Similar Documents

Publication Publication Date Title
US4242755A (en) Circuit arrangement for decoding digital signals
US3980825A (en) System for the transmission of split-phase Manchester coded bivalent information signals
EP0040632B1 (de) Datenverarbeitungsanlage mit serieller datenübertragung zwischen subsystemen
US4392226A (en) Multiple source clock encoded communications error detection circuit
GB1578635A (en) Dc free encoding for data transmission system
US4244051A (en) Data communication method and apparatus therefor
JPS63296425A (ja) 通信方法及び符号化装置
WO1984004863A1 (en) Manchester decoder
US4567604A (en) Biphase signal receiver
US4007421A (en) Circuit for encoding an asynchronous binary signal into a synchronous coded signal
US4290143A (en) Transmission method and apparatus wherein binary data bits are converted into barker words and vice versa
JPH0141056B2 (de)
US4088831A (en) Synchronization for PCM transmission systems
US5510786A (en) CMI encoder circuit
US4255813A (en) Dicode transmission system
US4809301A (en) Detection apparatus for bi-phase signals
US4530094A (en) Coding for odd error multiplication in digital systems with differential coding
US4352095A (en) A/D Dynamic range enhancing technique
JPH0137890B2 (de)
JPS61239740A (ja) 同期信号検出装置
JP2555582B2 (ja) Ｃｍｉ符号誤り検出回路
SU1003127A1 (ru) Устройство дл приема телесигналов
JPH0588577B2 (de)
SU1252781A1 (ru) Устройство дл передачи и приема цифровой информации
JP2576539B2 (ja) 入出力信号監視回路