JPH0136135B2 - - Google Patents

Info

Publication number
JPH0136135B2
JPH0136135B2 JP58087772A JP8777283A JPH0136135B2 JP H0136135 B2 JPH0136135 B2 JP H0136135B2 JP 58087772 A JP58087772 A JP 58087772A JP 8777283 A JP8777283 A JP 8777283A JP H0136135 B2 JPH0136135 B2 JP H0136135B2
Authority
JP
Japan
Prior art keywords
bit
memory
word
bits
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58087772A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58215800A (ja
Inventor
Shingu Shankaa
Shingu Uijendora
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS58215800A publication Critical patent/JPS58215800A/ja
Publication of JPH0136135B2 publication Critical patent/JPH0136135B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/88—Masking faults in memories by using spares or by reconfiguring with partially good memories
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1024—Identification of the type of error

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
JP58087772A 1982-06-01 1983-05-20 メモリ再構成方法 Granted JPS58215800A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US383640 1982-06-01
US06/383,640 US4485471A (en) 1982-06-01 1982-06-01 Method of memory reconfiguration for fault tolerant memory

Publications (2)

Publication Number Publication Date
JPS58215800A JPS58215800A (ja) 1983-12-15
JPH0136135B2 true JPH0136135B2 (US07847105-20101207-C00016.png) 1989-07-28

Family

ID=23514037

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58087772A Granted JPS58215800A (ja) 1982-06-01 1983-05-20 メモリ再構成方法

Country Status (4)

Country Link
US (1) US4485471A (US07847105-20101207-C00016.png)
EP (1) EP0095669B1 (US07847105-20101207-C00016.png)
JP (1) JPS58215800A (US07847105-20101207-C00016.png)
DE (1) DE3380644D1 (US07847105-20101207-C00016.png)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4584682A (en) * 1983-09-02 1986-04-22 International Business Machines Corporation Reconfigurable memory using both address permutation and spare memory elements
EP0195429A3 (en) * 1985-03-20 1989-03-22 Kabushiki Kaisha Toshiba Semiconductor memory device
JPH071640B2 (ja) * 1987-06-03 1995-01-11 三菱電機株式会社 半導体記憶装置の欠陥救済装置
US4943966A (en) * 1988-04-08 1990-07-24 Wang Laboratories, Inc. Memory diagnostic apparatus and method
JP2617026B2 (ja) * 1989-12-22 1997-06-04 インターナショナル・ビジネス・マシーンズ・コーポレーション 障害余裕性メモリ・システム
US5155844A (en) * 1990-02-14 1992-10-13 International Business Machines Corporation Background memory test during system start up
IT1284244B1 (it) * 1996-08-05 1998-05-14 Texas Instruments Italia Spa Sistema per produrre moduli di memoria simm utilizzando chip di memoria aram e per il loro collaudo
US5809043A (en) * 1996-10-08 1998-09-15 Ericsson Inc. Method and apparatus for decoding block codes
DE10137332B4 (de) * 2001-07-31 2014-11-06 Qimonda Ag Verfahren und Anordnung zur Ausgabe von Fehlerinformationen aus Halbleitereinrichtungen
US6773083B2 (en) 2001-08-29 2004-08-10 Lexmark International, Inc. Method and apparatus for non-volatile memory usage in an ink jet printer
US7051265B2 (en) * 2003-07-29 2006-05-23 Hewlett-Packard Development Company, L.P. Systems and methods of routing data to facilitate error correction
US7065697B2 (en) * 2003-07-29 2006-06-20 Hewlett-Packard Development Company, L.P. Systems and methods of partitioning data to facilitate error correction
CN1942864A (zh) * 2004-04-14 2007-04-04 皇家飞利浦电子股份有限公司 校正数据存储器中错误的数据处理设备
US7272774B2 (en) * 2004-04-16 2007-09-18 Kingston Technology Corp. Extender card for testing error-correction-code (ECC) storage area on memory modules
US7577890B2 (en) 2005-01-21 2009-08-18 Hewlett-Packard Development Company, L.P. Systems and methods for mitigating latency associated with error detection and correction
US7900100B2 (en) * 2007-02-21 2011-03-01 International Business Machines Corporation Uncorrectable error detection utilizing complementary test patterns
EP2063432B1 (de) * 2007-11-15 2012-08-29 Grundfos Management A/S Verfahren zum Prüfen eines Arbeitsspeichers
TW200947450A (en) * 2008-05-09 2009-11-16 A Data Technology Co Ltd Storage system capable of data recovery and method thereof
DE102018126051A1 (de) * 2018-01-12 2019-07-18 Taiwan Semiconductor Manufacturing Co. Ltd. Neuartige Speichervorrichtung

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52124826A (en) * 1976-04-12 1977-10-20 Fujitsu Ltd Memory unit

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3644902A (en) * 1970-05-18 1972-02-22 Ibm Memory with reconfiguration to avoid uncorrectable errors
US3897626A (en) * 1971-06-25 1975-08-05 Ibm Method of manufacturing a full capacity monolithic memory utilizing defective storage cells
US3781826A (en) * 1971-11-15 1973-12-25 Ibm Monolithic memory utilizing defective storage cells
US3814922A (en) * 1972-12-01 1974-06-04 Honeywell Inf Systems Availability and diagnostic apparatus for memory modules
US3812336A (en) * 1972-12-18 1974-05-21 Ibm Dynamic address translation scheme using orthogonal squares
US3906200A (en) * 1974-07-05 1975-09-16 Sperry Rand Corp Error logging in semiconductor storage units
JPS5528160B2 (US07847105-20101207-C00016.png) * 1974-12-16 1980-07-25
DE2538579B2 (de) * 1975-08-29 1977-09-29 Verfahren zum ermoeglichen des einsatzes von teilfunktionsfaehigen halbleiter-speicherbausteinen in einem arbeitsspeichermodul und anordnung zu seiner durchfuehrung
US4064558A (en) * 1976-10-22 1977-12-20 General Electric Company Method and apparatus for randomizing memory site usage

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52124826A (en) * 1976-04-12 1977-10-20 Fujitsu Ltd Memory unit

Also Published As

Publication number Publication date
JPS58215800A (ja) 1983-12-15
EP0095669A3 (en) 1987-06-16
US4485471A (en) 1984-11-27
EP0095669A2 (en) 1983-12-07
EP0095669B1 (en) 1989-09-27
DE3380644D1 (en) 1989-11-02

Similar Documents

Publication Publication Date Title
US5267242A (en) Method and apparatus for substituting spare memory chip for malfunctioning memory chip with scrubbing
JPH0136135B2 (US07847105-20101207-C00016.png)
JP3982639B2 (ja) マルチレベルセルを有するメモリからデータを読み取る方法
US6996766B2 (en) Error detection/correction code which detects and corrects a first failing component and optionally a second failing component
US6976194B2 (en) Memory/Transmission medium failure handling controller and method
US6973613B2 (en) Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure
EP0989491B1 (en) Technique for partioning data to correct memory part failures
US6662333B1 (en) Shared error correction for memory design
US5537425A (en) Parity-based error detection in a memory controller
US5745508A (en) Error-detection code
US7188296B1 (en) ECC for component failures using Galois fields
JPS6237423B2 (US07847105-20101207-C00016.png)
EP0090219B1 (en) Memory system restructured by deterministic permutation algorithm
US4584682A (en) Reconfigurable memory using both address permutation and spare memory elements
US10795763B2 (en) Memory system and error correcting method thereof
US9696923B2 (en) Reliability-aware memory partitioning mechanisms for future memory technologies
US7293221B1 (en) Methods and systems for detecting memory address transfer errors in an address bus
US4453248A (en) Fault alignment exclusion method to prevent realignment of previously paired memory defects
US20140281681A1 (en) Error correction for memory systems
US20210334033A1 (en) Memory device and method reading data
US10747456B2 (en) Memory controller, memory module, and memory system and operation methods thereof
US10250279B2 (en) Circuits and methods for writing and reading data
US11942173B2 (en) Memory apparatus and semiconductor system including the same
US11914887B2 (en) Storage device and data accessing method using multi-level cell
CN112017724B (zh) 存储系统和在存储系统中纠正错误的方法