JPH01202114A - Sampling system - Google Patents

Sampling system

Info

Publication number
JPH01202114A
JPH01202114A JP63025965A JP2596588A JPH01202114A JP H01202114 A JPH01202114 A JP H01202114A JP 63025965 A JP63025965 A JP 63025965A JP 2596588 A JP2596588 A JP 2596588A JP H01202114 A JPH01202114 A JP H01202114A
Authority
JP
Japan
Prior art keywords
frequency
sampling
pulse
output
frequency divider
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63025965A
Other languages
Japanese (ja)
Inventor
Yoji Furumoto
古本 洋司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP63025965A priority Critical patent/JPH01202114A/en
Publication of JPH01202114A publication Critical patent/JPH01202114A/en
Pending legal-status Critical Current

Links

Landscapes

  • Measurement Of Current Or Voltage (AREA)
  • Emergency Protection Circuit Devices (AREA)

Abstract

PURPOSE:To permit a digital protective relay to function at high precision, by regulating a frequency divider according to the change of the frequency of a power apparatus, and by regulating a sampling angle. CONSTITUTION:The input of the signals of the respective phases of a power apparatus to sampling-and-holding circuits 1-3 and a frequency deviation detecting section 4 is provided. From an oscillator 12, the pulse 12a of a con stant period is applied to a frequency divider 13, and by the frequency divider 13, the pulse 12a is frequency-divided, and the output of the sampling pulse 13a of output generated by every electrical angle of 30 deg. is generated. The input of output from the frequency deviation detecting section 4 to the frequency divider 13 is provided, and the electrical angle of the sampling pulse 13a is synchronized with system frequency. The output of the respective sampling-and- holding circuits 1-3 is generated via a multiplexer 15 and an A/D converting circuit 16.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は電力系統の周波数の変化に応じて電気量をす
〉プリングするサンブリ〉グ時間の調整に関するもので
ある。
DETAILED DESCRIPTION OF THE INVENTION [Industrial Application Field] The present invention relates to adjusting the sampling time for pulling the amount of electricity in response to changes in the frequency of a power system.

〔従来の技術〕[Conventional technology]

電力系統を保護するデジタル保護継電装置は、電力系統
の電気量をサンブリジグして得たデータに基づき所定の
機能を得ている。データは、通常電力系統の電圧を電気
角にして30°間隔でサンプリングして得たものである
A digital protection relay device that protects a power system obtains a predetermined function based on data obtained by sampling the amount of electricity in the power system. The data was obtained by sampling the voltage of the normal power system in electrical degrees at 30° intervals.

デジタル保護継電装置に用いられる従来のサンプリング
回路は、系統周波数と関係のない、これと非同期の発振
器によるパルスをサンブリジグ・パルスとしていた。
In conventional sampling circuits used in digital protective relay devices, the sampling pulse is a pulse generated by an oscillator that is unrelated to and asynchronous to the grid frequency.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

従来の方法は以上のように構成されているのでデジタル
保護継電装置の精度を一定のものにするためには、系統
周波数の変動に応じて電気角を一定のものに保つ必要が
ある。
Since the conventional method is configured as described above, in order to keep the accuracy of the digital protective relay device constant, it is necessary to keep the electrical angle constant according to fluctuations in the system frequency.

しかし、系統周波数に追従同期してサシブリジグするこ
とができず、デジタル保護継電装置を精度良く、機能さ
せるサンブリ〉グ・パルスを得ることができない課題が
あった。
However, there was a problem in that it was not possible to carry out subsidy jigging in synchronization with the system frequency, and it was not possible to obtain a summing pulse that would enable the digital protective relay device to function with high precision.

この発明は、前記のような従来のものの課題を解決する
ためになされたもので、系統周波数に同期したサンプリ
ング・パルスを発生させることができるす〉プリング方
式を提供することを目的とする0 〔課題を解決するための手段〕 この発明に係るサンプリング方式は系統周波数の偏差を
検出しこの偏差値により分周器のパルス巾を変化させて
サンブリジグ角度を系統周波数に同期させたサンプリン
グ方式である。
This invention was made in order to solve the problems of the conventional ones as described above, and its purpose is to provide a spring method that can generate sampling pulses synchronized with the grid frequency. Means for Solving the Problems] The sampling method according to the present invention is a sampling method in which a deviation in the system frequency is detected, and the pulse width of the frequency divider is changed based on this deviation value to synchronize the sampling angle with the system frequency.

〔作用〕[Effect]

この発明における周波数偏差検出部は特定の周波数を系
統の周波数との偏差を検出しその偏差値に対応した角度
の調整を分周器にさせるための出力をする。
The frequency deviation detection section in this invention detects the deviation between a specific frequency and the system frequency, and outputs an output for causing the frequency divider to adjust the angle corresponding to the deviation value.

〔実施例〕〔Example〕

以下、この発明の一実施例を示す第1図を参照して説明
する。第1図において、電力系統の各相から得た信号V
px 、 Vb 、 Vcをす〉プル・ホールド回路(
1) 、 +2)、 (a)及び周波数偏差検出部(4
)に入力する。
Hereinafter, an embodiment of the present invention will be explained with reference to FIG. 1. In Figure 1, the signal V obtained from each phase of the power system
px, Vb, Vc〉Pull-hold circuit (
1), +2), (a) and frequency deviation detection section (4
).

発振器(1zは一定周期のパルス(12a)を分周器C
131に入力しており、分周器(131はパルス(12
&)を分周してほぼ信号■、 Vb 、 Vcの定常状
態における電気角306毎に出力されるす〉ブリ〉グ・
パルス(13a)を出力している。
Oscillator (1z is a constant period pulse (12a) divided by frequency divider C
131 is input to the frequency divider (131 is the pulse (12
&) and outputs approximately every 306 electrical angles in the steady state of the signals ■, Vb, and Vc.
A pulse (13a) is output.

サンプリング・パルス(13a)ハ、各サンフル・ホー
ルド回路(1) 、 (2) 、 (+31に入力され
る、サンプル・ホールド回路(1) 、 (2) 、 
(81より出力される信号(1a)、 (2a) 、 
(3a)は、マルチプレクサ(19によりマルチプレク
サされ、信号(15a)となり、アナログ・デジタル変
換回路(161に入力される。アナログ・デジタル変換
回路(+61は、信号(15a)をデジタル変換した出
力を図示していないデジタル変換器に供給している。
Sampling pulse (13a) C, each sample hold circuit (1), (2), (input to +31, sample hold circuit (1), (2),
(Signals (1a), (2a) output from 81,
(3a) is multiplexed by the multiplexer (19) to become a signal (15a), which is input to the analog-to-digital conversion circuit (161). It feeds a digital converter not shown.

次に動作について説明す為。信号Va 、 Vb 、 
Vcはサンプル・ホールド回路(1) 、 (2) 、
 (s)及び周波数偏差検出部(4)に入力されており
、電力系統の周波数が特定の周波数に対して偏差値が生
じると出力(4a)を分周器俣3に入力させ、電力系統
の周波数に対応した電気角30’に調整させる。このサ
ンブリジグ出力(13a)は信号Va 、 Vb 、 
Vcをサンプルホールドするのに用いられる。
Next, to explain the operation. Signals Va, Vb,
Vc is the sample and hold circuit (1), (2),
(s) and the frequency deviation detection unit (4), and when the frequency of the power system has a deviation value with respect to a specific frequency, the output (4a) is input to the frequency divider Mata 3, The electrical angle is adjusted to 30' corresponding to the frequency. This Sunbrizig output (13a) has signals Va, Vb,
Used to sample and hold Vc.

なお、上記実施例ではサシブリジグ角度306としたが
60°又は任意の角度でもよい。
In the above embodiment, the sub-jig angle is 306, but it may be 60° or any other angle.

又分周器の角度調整は段階式又は連続式のいずれでもよ
い。
Further, the angle adjustment of the frequency divider may be either a stepwise method or a continuous method.

又入力電圧Va 、 Vb 、 Vcは三相としたが1
相又は2相又は3相のOR(オア)条件としてもよい・
又入力電圧がO(ゼロ)の場合は無調整としても任意の
調整としても又他の電圧回路に切り替えてもよい。
In addition, the input voltages Va, Vb, and Vc are three-phase, but 1
It is also possible to use a phase, two-phase, or three-phase OR condition.
Further, when the input voltage is O (zero), no adjustment may be made, arbitrary adjustment may be made, or switching to another voltage circuit may be performed.

〔発明の効果〕〔Effect of the invention〕

以上のように、この発明によれば、系統周波数に周期し
たサンプリング・パルスを得ることができるので、デジ
タル保護継電装置の精度を高く保つことができる。
As described above, according to the present invention, it is possible to obtain sampling pulses that are periodic to the system frequency, so that the accuracy of the digital protective relay device can be maintained at a high level.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの発明の一実施例を示すサンプリング回路の
ブロック図、(1) 、 (2) 、 (8)・・・サ
ンプル・ホールド回路、(4)・・・周波数偏差検出部
、α9・・・マルチプレクサ。
FIG. 1 is a block diagram of a sampling circuit showing an embodiment of the present invention, (1), (2), (8)...sample/hold circuit, (4)...frequency deviation detector, α9. ...Multiplexer.

Claims (1)

【特許請求の範囲】[Claims] クロック発信部と、このクロック発信部からのパルス信
号を受けてサンプリング角度を設定する分周器と、周波
数偏差検出部とを備え、ある特定の周波数に対して電力
系統の周波数が変化した場合前記周波数偏差検出部にて
変化量を検出し変化量に応じて前記分周器を調整しサン
プリング角度を調整することを特徴とするサンプリング
方式。
It includes a clock transmitter, a frequency divider that receives a pulse signal from the clock transmitter and sets a sampling angle, and a frequency deviation detector. A sampling method characterized in that a frequency deviation detection section detects the amount of change and adjusts the frequency divider according to the amount of change to adjust the sampling angle.
JP63025965A 1988-02-04 1988-02-04 Sampling system Pending JPH01202114A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63025965A JPH01202114A (en) 1988-02-04 1988-02-04 Sampling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63025965A JPH01202114A (en) 1988-02-04 1988-02-04 Sampling system

Publications (1)

Publication Number Publication Date
JPH01202114A true JPH01202114A (en) 1989-08-15

Family

ID=12180445

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63025965A Pending JPH01202114A (en) 1988-02-04 1988-02-04 Sampling system

Country Status (1)

Country Link
JP (1) JPH01202114A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999054976A1 (en) * 1998-04-21 1999-10-28 Abb Substation Automation Oy Method for adapting a protective relay to the mains frequency, and a protective relay
JP2009100614A (en) * 2007-10-19 2009-05-07 Chugoku Electric Power Co Inc:The Sampling pulse generating circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999054976A1 (en) * 1998-04-21 1999-10-28 Abb Substation Automation Oy Method for adapting a protective relay to the mains frequency, and a protective relay
JP2009100614A (en) * 2007-10-19 2009-05-07 Chugoku Electric Power Co Inc:The Sampling pulse generating circuit

Similar Documents

Publication Publication Date Title
KR100207656B1 (en) Compensation of digital phase locked loop
US4972186A (en) Resolver excitation circuit
CN108988825B (en) Silicon controlled rectifier double-synchronous phase-locked trigger control method
WO1983003175A1 (en) Method and apparatus for synchronising the phase of a transit exchange in a digital telecommunication network
JPH04233016A (en) Time-reference apparatus and synchronizing method
JPH01202114A (en) Sampling system
US4695805A (en) Apparatus for generating signals synchronized to an unstable external signal
US3946323A (en) Digital circuit for generating output pulses synchronized in time to zero crossings of incoming waveforms
US6107890A (en) Digital phase comparator and frequency synthesizer
KR100242972B1 (en) Tracking control circuit of panel display device
JP2531269B2 (en) Sync detection method
JPH02100518A (en) Digital processing type phase locked loop oscillator
JPH0467730A (en) Automatic synchronization controller
US4027263A (en) Frequency generator
JPS62290318A (en) Digital protective controller
JPH04232477A (en) Method and circuit device for measuring small phase difference
JPH04189029A (en) Pll circuit
JP2833844B2 (en) Phase holding circuit
RU1771034C (en) Synchronizer with constant advance time
RU2159002C1 (en) Device to control inverter with pulse-width modulation
SU1398101A1 (en) Two frequency-to-code converter
KR0135204B1 (en) Synchronizer for switching system
JPS60214116A (en) Digital type phase control circuit
SU834597A1 (en) Compensation phase-meter
SU720661A1 (en) Single-channel rectifier converter phase control device