JPH01169883U - - Google Patents

Info

Publication number
JPH01169883U
JPH01169883U JP1988066179U JP6617988U JPH01169883U JP H01169883 U JPH01169883 U JP H01169883U JP 1988066179 U JP1988066179 U JP 1988066179U JP 6617988 U JP6617988 U JP 6617988U JP H01169883 U JPH01169883 U JP H01169883U
Authority
JP
Japan
Prior art keywords
circuit
signal
output
level
video signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1988066179U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1988066179U priority Critical patent/JPH01169883U/ja
Publication of JPH01169883U publication Critical patent/JPH01169883U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本考案の一実施例を示す回路図、第
2図は従来のCATV用インターフエース回路を
示す回路図、第3図イ,ロ及びハは第1図及び第
2図の説明に供する為の波形図、第4図及び第5
図はレベルシフト回路の具体回路例を示す回路図
である。 2……VIFアンプ、3……検波回路、6……
デイスクランブル回路、……ピーク検波回路、
12……レベルシフト回路。
Fig. 1 is a circuit diagram showing an embodiment of the present invention, Fig. 2 is a circuit diagram showing a conventional CATV interface circuit, and Fig. 3 A, B, and C are explanations of Figs. 1 and 2. Waveform diagrams, Figures 4 and 5 for use in
The figure is a circuit diagram showing a specific circuit example of a level shift circuit. 2...VIF amplifier, 3...detection circuit, 6...
Descramble circuit, 9 ...Peak detection circuit,
12...Level shift circuit.

Claims (1)

【実用新案登録請求の範囲】 (1) スクランブル変調されたテレビジヨン信号
を増幅するVIF増幅回路と、該VIF増幅回路
の出力VIF信号を検波する検波回路と、該検波
回路からの検波された映像信号をレベルシフトす
るレベルシフト回路と、該レベルシフト回路から
の映像信号をデイスクランブルするデイスクラン
ブル回路と、該デイスクランブル回路の出力映像
信号をピーク検波し、その検波出力に応じて前記
VIF増幅回路の利得を制御するピーク検波回路
とから成ることを特徴とするCATV用インター
フエイス回路。 (2) ピーク検波回路は入力映像信号の同期信号
先端レベルと基準電圧とを比較するコンパレータ
と、該コンパレータの出力信号を平滑する平滑回
路とから成り、到来する映像信号の同期信号先端
レベルを前記基準電圧のレベルに一致させるよう
に制御することを特徴とする請求項第1項記載の
CATV用インターフエイス回路。
[Claims for Utility Model Registration] (1) A VIF amplifier circuit that amplifies a scramble-modulated television signal, a detection circuit that detects the output VIF signal of the VIF amplifier circuit, and a video image detected from the detection circuit. a level shift circuit that level-shifts a signal; a descramble circuit that descrambles a video signal from the level shift circuit; and a VIF amplifier circuit that performs peak detection on the output video signal of the descramble circuit and detects the peak of the video signal output from the descramble circuit. 1. A CATV interface circuit comprising: a peak detection circuit for controlling the gain of the CATV interface circuit. (2) The peak detection circuit consists of a comparator that compares the synchronization signal leading edge level of the input video signal with a reference voltage, and a smoothing circuit that smoothes the output signal of the comparator. 2. The CATV interface circuit according to claim 1, wherein the CATV interface circuit is controlled to match the level of the reference voltage.
JP1988066179U 1988-05-19 1988-05-19 Pending JPH01169883U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1988066179U JPH01169883U (en) 1988-05-19 1988-05-19

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988066179U JPH01169883U (en) 1988-05-19 1988-05-19

Publications (1)

Publication Number Publication Date
JPH01169883U true JPH01169883U (en) 1989-11-30

Family

ID=31291591

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988066179U Pending JPH01169883U (en) 1988-05-19 1988-05-19

Country Status (1)

Country Link
JP (1) JPH01169883U (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60109390A (en) * 1983-11-17 1985-06-14 Sony Corp Scramble system of television signal
JPS60239188A (en) * 1984-05-12 1985-11-28 Sony Corp Television signal demodulator
JPS62236290A (en) * 1986-03-27 1987-10-16 アールシーエー トムソン ライセンシング コーポレイシヨン Automatic gain controller

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60109390A (en) * 1983-11-17 1985-06-14 Sony Corp Scramble system of television signal
JPS60239188A (en) * 1984-05-12 1985-11-28 Sony Corp Television signal demodulator
JPS62236290A (en) * 1986-03-27 1987-10-16 アールシーエー トムソン ライセンシング コーポレイシヨン Automatic gain controller

Similar Documents

Publication Publication Date Title
JPH0547026B2 (en)
JPH01169883U (en)
JPH0467875U (en)
JPS6058634B2 (en) Digital video signal level control circuit
JPH01129972U (en)
JPH024364U (en)
JPS6285066U (en)
JPH0428788U (en)
JPH01142288U (en)
JPS62180366U (en)
JPS6448973U (en)
JPH03115475U (en)
JPH0394830U (en)
JPS61119465U (en)
JPS62183470U (en)
JPH03109430U (en)
JPH0392869U (en)
JPH0286283U (en)
JPS6448981U (en)
JPS6190329U (en)
JPH0382970U (en)
JPS63133775U (en)
JPH0188582U (en)
JPS628763U (en)
JPS61137994U (en)