JPH01165245A - Interrupt packet control system - Google Patents

Interrupt packet control system

Info

Publication number
JPH01165245A
JPH01165245A JP62324361A JP32436187A JPH01165245A JP H01165245 A JPH01165245 A JP H01165245A JP 62324361 A JP62324361 A JP 62324361A JP 32436187 A JP32436187 A JP 32436187A JP H01165245 A JPH01165245 A JP H01165245A
Authority
JP
Japan
Prior art keywords
packet
transmission
buffers
nest information
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62324361A
Other languages
Japanese (ja)
Inventor
Naoki Matsudaira
直樹 松平
Susumu Tominaga
進 富永
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62324361A priority Critical patent/JPH01165245A/en
Publication of JPH01165245A publication Critical patent/JPH01165245A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To prevent traffic on a transmission path from being increased and throughput from being lowered by transmitting an interrupted packet successively after the completion of interruption without deleting the interrupted packet. CONSTITUTION:A nest information attaching part 41 adds nest information representing at least the interruption, the start of the interruption, and the completion of the interruption at the front and the rear of a packet being read out and transmitted from each of transmission buffers (211-21n). A transmission control part 40 indicates the nest information to be attached to the nest information attaching part 41 corresponding to the presence/absence of the storage of the packet in plural transmission buffers (211-21n), and also, the untransmitted part of the interrupted packet is transmitted successively after completing interrupt transmission. In such a way, it is possible to prevent the traffic on the transmision path from being increased and the throughput from being lowered by the re-transmission of a deleted packet.

Description

【発明の詳細な説明】 〔概要〕 優先順位を持つパケット通信の割込みパケット制御方式
に圓し、 伝送路のトラヒックの増大及びスルーブツトの低下を防
止する割込みパケット制御方式を提供することを目的と
し、 低優先度のパケットの送信時に高優先度のパケットが発
生すると、送信部で該高優先度のパケットの割込み伝送
を行ない、伝送されたパケットを受信部で受信する割込
みパケット制御方式において、優先度別にパケットを格
納する複数の送信バッファと該複数の送信バッファ夫々
から読み出され送信されるパケットの前後に少なくとも
割込みなし、割込み開始、割込み終rを表わすネスト情
報を付加するネスト情報付加部と、該複数の送信バッフ
ァ夫々のパケット格納有無に応じて該ネスト情報付加部
に付加すべきネスト情報を指示すると共に、割込み伝送
の終了後割込みされたパケットの未伝送部分を継続して
伝送せしめる送信制御部とを該送信部に有し、優先度別
にパケットを格納する複数の受信バッファと、受信され
たパケットに付加されたネスト情報を検出し該ネスト情
報に応じて該受信されたパケットを該複数の受信バッフ
ァに格納させ、かつ該複数の受信バッファ夫夫からのパ
ケットの読み出しを制御するネスト情報検出制御部とを
該受信部に有することを特徴とする割込みパケット制御
方式。
[Detailed Description of the Invention] [Summary] It is an object of the present invention to provide an interrupt packet control method that prevents an increase in traffic on a transmission path and a decrease in throughput, based on an interrupt packet control method for packet communication with priority. When a high-priority packet is generated while transmitting a low-priority packet, the transmitter performs interrupt transmission of the high-priority packet, and the receiver receives the transmitted packet. a plurality of transmission buffers that separately store packets, and a nest information adding unit that adds nest information indicating at least no interrupt, start of interrupt, and end of interrupt r before and after the packet read from each of the plurality of transmission buffers and transmitted; Transmission control that instructs the nest information to be added to the nest information adding unit depending on whether or not each of the plurality of transmission buffers stores a packet, and continues to transmit the untransmitted portion of the interrupted packet after the interrupt transmission ends. and a plurality of receive buffers for storing packets according to priority, and detecting nest information added to received packets and transmitting the received packets according to the nest information. An interrupt packet control system characterized in that the receiving section includes a nest information detection control section that stores the packet in the receiving buffer of the plurality of receiving buffers and controls readout of the packet from the plurality of receiving buffers.

〔産業上の利用分野〕[Industrial application field]

本発明は割込みパケット制御方式に関し、優先順位を持
つパケット通信の割込みパケット制御方式に関する。
The present invention relates to an interrupt packet control method, and more particularly, to an interrupt packet control method for packet communication with priority.

第5図はパケット交換網の構成図を示す。パケット交換
機Nl〜N3は伝送路10により相互に接続され、各パ
ケット交換機Nl〜N3夫々に接続された端末110間
でデータをパケット化して通信を行なう。
FIG. 5 shows a block diagram of a packet switching network. The packet switches N1-N3 are interconnected by transmission paths 10, and data is packetized and communicated between terminals 110 connected to each packet switch N1-N3, respectively.

パケット交換機Nl〜N3夫々の内部ではパケットは第
6図(A)に示す如く、アドレス/コントロール部(A
/C)15及びデータ部16よりなるフォーマットであ
り、伝送路10内ではパケットは同図(B)に示す如く
パケット識別するためのユニークなフラグF17と伝送
誤り検出用のフレームチエツクシーケンス(Fe2)1
8が追加される。
Inside each of the packet switches Nl to N3, packets are sent to an address/control unit (A) as shown in FIG. 6(A).
/C) 15 and a data section 16, and within the transmission path 10, the packet is marked with a unique flag F17 for identifying the packet and a frame check sequence (Fe2) for detecting transmission errors, as shown in FIG. 1
8 is added.

パケット通信は実データのみをパケット化して伝送する
ため伝送路の帯域の有効利用が可能で、誤ったパケット
は再送して確実なデータ伝送が可能であり、コンピュー
タや端末間の通信に広く用いられる。
Packet communication transmits only the actual data in packets, making it possible to effectively use the bandwidth of the transmission path, and erroneous packets can be retransmitted to ensure reliable data transmission, making it widely used for communication between computers and terminals. .

更に交換速度を高速化して音声・画像を含む統合網とし
て期待されている。この場合、扱う情報によって許容さ
れる網内存置mが異なるので低優先度のパケットの伝送
時に高優先度のパケットが発生すると低優先度のパケッ
ト伝送を中止し、高優先度のパケット伝送を割込ませる
制御、即ち割込みパケット制御が必要となる。
Furthermore, it is expected to become an integrated network that includes audio and images by increasing the exchange speed. In this case, the permissible presence m in the network differs depending on the information handled, so if a high-priority packet occurs while transmitting a low-priority packet, the low-priority packet transmission is stopped and the high-priority packet transmission is allocated. In other words, interrupt packet control is required.

〔従来の技術〕[Conventional technology]

第7図(A)、(B)は従来の割込みパケット制御方式
の一例のブロック図を示す。
FIGS. 7A and 7B are block diagrams of an example of a conventional interrupt packet control method.

第7図(A)に示す送信部において、端子20l〜2o
η夫々にはn段階の優先度夫々毎にスイッチ交換された
パケットが人来し、送信バッファ21l〜21η夫々に
格納される。送信制御部22は送信バッファ21l〜2
1nのパケット有無及び優先度を判別してセレクタ23
を切換え、いずれかの送信バッファよりのパケットがセ
レクタ23より選択されて出力される。このパケットは
FC3生成部24でFe2を生成付加された後、データ
変換部25でフラグFをユニークにする変換を行なわれ
、更にフラグ付加部26で7ラグFを付加され、ドライ
バ27を経て端子28から伝送路に出力される。
In the transmitting section shown in FIG. 7(A), terminals 20l to 2o
Packets that have been switched for each of the n levels of priority arrive at each of the transmission buffers 21l to 21η, respectively. The transmission control unit 22 has transmission buffers 21l to 2
Selector 23 determines the presence or absence of packet 1n and its priority.
A packet from one of the transmission buffers is selected by the selector 23 and output. After the FC3 generation section 24 generates and adds Fe2 to this packet, the data conversion section 25 performs conversion to make the flag F unique, and the flag addition section 26 adds a 7 lag F. The packet passes through the driver 27 to the terminal. 28 to the transmission line.

また、同図(B)に示す受信部において、伝送路から端
子を介して入来したパケットはレシーバで受信され、フ
ラグ検出削除部32でフラグFを削除され、データ逆変
換部33でデータ変換部25の変換に対する逆変換を行
なわれてFC8検証部34に供給される。FC8検証部
34はFe2を用いた誤り検出を行ない、誤りがあれば
そのパケットを廃棄させる。誤りのないパケットは受信
バッファ35に格納され、端子36から優先度によるス
イッチ交換を行なう次段回路に供給される。
In addition, in the receiving section shown in FIG. 2(B), a packet that comes in from the transmission path via the terminal is received by the receiver, flag F is deleted by the flag detection and deletion section 32, and data is converted by the data inverse conversion section 33. The signal is subjected to inverse transformation to the conversion performed by the unit 25 and is supplied to the FC8 verification unit 34. The FC8 verification unit 34 performs error detection using Fe2, and if there is an error, discards the packet. Packets without errors are stored in the reception buffer 35 and supplied from the terminal 36 to the next stage circuit which performs switch exchange based on priority.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

従来方式でパケットの送信中にそれより優先度の高いパ
ケットが発生すると、送信制御部22は送信中のパケッ
トの送信を中止して送信バッファに残っているデータを
廃棄し、FC3C3生成4及びフラグ付加部26をリセ
ットして優先度の高いパケットの送信を開始する。
In the conventional method, when a packet with a higher priority occurs during transmission of a packet, the transmission control unit 22 stops transmitting the packet currently being transmitted, discards the data remaining in the transmission buffer, and generates the FC3C3 generation 4 and flag. The adding unit 26 is reset and transmission of high priority packets is started.

また、受信部ではFC8検シ〔により送信が中止された
パケットは廃棄される。
Furthermore, in the receiving section, packets whose transmission has been stopped due to the FC8 check are discarded.

このため、優先度の高いパケットが低遅延で伝送される
代りに、優先度の低いパケット程廃棄される確率が高く
、廃棄されたパケットの再送によって伝送路のトラヒッ
クの増大及びスルーブツトの低下という問題点があった
Therefore, while high-priority packets are transmitted with low delay, lower-priority packets have a higher probability of being discarded, and retransmission of discarded packets increases traffic on the transmission path and reduces throughput. There was a point.

本発明は上記の点に鑑みてなされたもので、伝送路のト
ラヒックの増大及びスループットの低下を防止する割込
みパケット制御方式を提供することを目的とする。
The present invention has been made in view of the above points, and an object of the present invention is to provide an interrupt packet control method that prevents an increase in traffic on a transmission line and a decrease in throughput.

〔問題点を解決するための手段〕[Means for solving problems]

第1図は本発明方式の原理ブロック図を示す。 FIG. 1 shows a block diagram of the principle of the system of the present invention.

同図中、複数の送信バッフ721l〜21nは優先度別
に端子20l〜20nから入来するパケットを格納する
In the figure, a plurality of transmission buffers 721l to 21n store packets coming from terminals 20l to 20n according to priority.

ネスト情報付加部41は送信バッファ21l〜21n夫
々から読み出されて送信されるパケットの前後に少なく
とも割込みなし、割込み開始、割込み終了を表わすネス
ト情報を付加する。
The nest information adding unit 41 adds nest information indicating at least no interrupt, start of interrupt, and end of interrupt before and after each packet read from each of the transmission buffers 21l to 21n and transmitted.

送信制御部40は複数の送信バッファ21l〜21n夫
々のパケット格納有無に応じてネスト情報付加部41に
付加すべきネスト情報を指示すると共に、割込み伝送の
終r後割込みされたパケットの未伝送部分を継続して伝
送せしめる。
The transmission control unit 40 instructs the nest information adding unit 41 to add nest information depending on whether or not packets are stored in each of the plurality of transmission buffers 21l to 21n, and also instructs the untransmitted portion of the interrupted packet after the end of the interrupt transmission. continue to be transmitted.

ネスト情報を付加されたパケットは送信部本体60でF
C3生成及びデータ変換及びフラグ付加を行なわれて伝
送路61に送出される。
The packet to which the nest information has been added is sent to the transmitter body 60 by F.
C3 generation, data conversion, and flag addition are performed, and the signal is sent to the transmission path 61.

受信部のフラグ検出削除部32はパケットに付加された
フラグを検出削除する。
The flag detection and deletion unit 32 of the reception unit detects and deletes the flag added to the packet.

複数の受信バッファ52l〜521は、優先度別にパケ
ットを格納する。
The plurality of reception buffers 52l to 521 store packets according to priority.

ネスト情報検出制御部50は、受信されたパケットに付
加されたネスト情報を検出し、ネスト情報に応じて受信
されたパケットを複数の受信バッファ52l〜521に
格納させ、かつ複数の受信バッフ752l〜52n夫々
からのパケットの読み出しを制御する。
The nest information detection control unit 50 detects nest information added to a received packet, stores the received packet in a plurality of reception buffers 52l to 521 according to the nest information, and stores the received packet in a plurality of reception buffers 752l to 521. 52n.

受信バッファ52l〜52nから読み出されたパケット
は受信部本体62でデータ逆変換及びFC3検証を行な
われる。
The packets read from the reception buffers 52l to 52n are subjected to data inverse conversion and FC3 verification in the reception section main body 62.

〔作用〕[Effect]

本発明においては割込まれたパケットが廃棄されず、割
込み終了後に継続して伝送される。
In the present invention, the interrupted packet is not discarded, but continues to be transmitted after the interruption ends.

これによってパケット再送の頻度が減少し通信網のトラ
ヒックの増大及びスルーブツトの低下が防止される。
This reduces the frequency of packet retransmission, thereby preventing an increase in communication network traffic and a decrease in throughput.

〔実施例〕〔Example〕

第2図(A)、(B)は本発明の割込みパケット制御方
式の送信部、受信部の一実施例のブロック図を示す。同
図中、第7図(A)、(B)と同一部分には同一符号を
付し、その説明を省略する。
FIGS. 2(A) and 2(B) show block diagrams of an embodiment of the transmitter and receiver of the interrupt packet control system of the present invention. In the figure, the same parts as in FIGS. 7(A) and 7(B) are designated by the same reference numerals, and their explanations will be omitted.

第2図(A)において、送信制御部40は送信バッファ
21l〜211のパケット有無を判別してセレクタ23
の切換えを制菌すると共に、ネスト制御を行なう。セレ
クタ23の出力するパケット(A/C15及びデータ部
16)はネスト情報付加部41に供給され、ここで第3
図(A)に示す如<A/C15の前にネスト情報19が
付加される。このネスト情報はセレクタ40のネスト制
御に応じて付加される2ビツトの情報で、例えば“00
″がブツシュ、“01″がプル、“”10″がナン、“
11″がトップを表わす。割込みなしの場合、パケット
の先頭及び終了のフラグFの後にナンを付加し、割込み
を行なう場合、パケットの先頭のフラグFの後に割込み
開始を表わすブツシュを付加しパケットの終了のフラグ
Fの後に割込み終了を表わすプルを付加する。また、最
高の優先度のパケットの割込みを行なうときにはブツシ
ュの代りにトップを付加する。なお、トップは用いなく
とも良い。
In FIG. 2(A), the transmission control unit 40 determines the presence or absence of packets in the transmission buffers 21l to 211 and selects the selector 23.
In addition to sterilizing the switching, it also performs nest control. The packet (A/C 15 and data section 16) output from the selector 23 is supplied to the nest information addition section 41, where the third
As shown in Figure (A), nest information 19 is added before <A/C 15. This nest information is 2-bit information added according to the nest control of the selector 40, for example, “00
” is Butshu, “01” is Pull, “10” is Nan, “
11" represents the top. If there is no interrupt, a number is added after the flag F at the beginning and end of the packet, and when an interrupt is performed, a bush indicating the start of the interrupt is added after the flag F at the beginning of the packet. A pull indicating the end of the interrupt is added after the end flag F. Also, when interrupting a packet with the highest priority, a top is added instead of a bush. Note that the top does not have to be used.

ネスト情報を付加されたパケットはFC8生成部24で
A/C15及びデータ部16及びネスト情報19を対象
としてFe2を生成し、第3図(A)に示す如くデータ
部16の後にFC318を付加する。また、ネスト制御
がブツシュ又はトップを表わすとき、現在演算中のFe
2の途中結果をメモリ43に退避し、プルを表わすとき
メモリ43に退避しであるFe2の途中結果を読み出し
て演算を継続する。FC8生成部42の出力はデータ変
換部25に供給される。
For the packet to which the nest information has been added, the FC8 generation unit 24 generates Fe2 for the A/C 15, data section 16, and nest information 19, and adds FC318 after the data section 16 as shown in FIG. 3(A). . Also, when the nest control represents a bush or top, the Fe currently being calculated is
The intermediate result of Fe2 is saved in the memory 43, and when a pull is indicated, the intermediate result of Fe2 that is saved in the memory 43 is read out and the calculation is continued. The output of the FC8 generator 42 is supplied to the data converter 25.

これによって割込みがあった場合、端子28から伝送路
に送出されるパケットのフォーマットは第3図(B)に
示す如くなる。図中、部分44が低優先度のパケットの
前半であり、部分45が割込み伝送される高優先度のパ
ケット、部分46が部分44に続く低優先度のパヶマト
の後半である。
When an interrupt occurs due to this, the format of the packet sent from the terminal 28 to the transmission line is as shown in FIG. 3(B). In the figure, a portion 44 is the first half of a low-priority packet, a portion 45 is a high-priority packet to be transmitted with an interrupt, and a portion 46 is the second half of a low-priority packet following the portion 44.

第2図(B)において、ネスト情報検出部50はフラグ
Fに続くネスト情報を読み取り残りのA/C15及びデ
ータ部16及びFC818をセレクタ51に供給すると
共に、このネスト情報に応じてセレクタ51を切換える
。これによって割込みでないパケットは受信バッファ5
21に格納され、このパケットに対する割込みのパケッ
トは受信バッフ?522に格納される。受信バッフ?は
52l〜52nと優先度の段階数と同一のn個設けられ
ており、上記受信バッフ?522に格納される割込みパ
ケットに対する割込みのパケットは受信バッファ522
の次の受信バッフ?に格納される。
In FIG. 2(B), the nest information detection section 50 reads the nest information following the flag F and supplies the remaining A/C 15, data section 16, and FC 818 to the selector 51, and also operates the selector 51 according to this nest information. Switch. As a result, non-interrupt packets are sent to the receive buffer 5.
21, and the interrupt packet for this packet is stored in the receive buffer? 522. Receiving buffer? are provided with n numbers 52l to 52n, which is the same as the number of priority levels, and the reception buffer ? Interrupt packets for interrupt packets stored in the receive buffer 522
Next receive buffer? is stored in

また、受信バッファ52l〜52n夫々の出力が供給さ
れるセレクタ53はネスト情報に制御されて、割込みが
ない場合受信バッファ52+の出力を選択し、割込みが
あると受信バッフ7522〜52nのいずれかの出力を
選択してデータ逆変換部33に供給する。
Further, the selector 53 to which the output of each of the receive buffers 52l to 52n is supplied is controlled by the nest information, and selects the output of the receive buffer 52+ if there is no interrupt, and selects the output of any of the receive buffers 7522 to 52n if there is an interrupt. The output is selected and supplied to the data inverse conversion section 33.

これによって、第3図に示す如く、低い優先度NJのパ
ケットの伝送時(期間n a )に、これより高い優先
度「2」のパケットが割込み伝送され、更にこの伝送時
にi高の優先度「3」のパケットが割込み伝送されると
、第4図に示す如く、期間T3で優先度「3」のパケッ
トの伝送終了後、優先度「2」のパケットが期間Tza
に続く期間T2bで伝送を終了し、この後優先度「2」
のパケットが期間T4で伝送終了すると優先度「1」の
パケットが期間Teaに続く期間Tubによって伝送を
終rする。
As a result, as shown in FIG. 3, when a packet with a low priority NJ is transmitted (period n a ), a packet with a higher priority "2" is transmitted interruptively, and furthermore, at the time of this transmission, a packet with a higher priority "i" is transmitted. When a packet with a priority of "3" is transmitted as an interrupt, as shown in FIG.
The transmission ends in the period T2b following
When the transmission of the packet ends in the period T4, the transmission of the packet with priority "1" ends in the period Tub following the period Tea.

この場合、最高の優先度「3」のパケットは受信バッフ
?52l〜52nのいずれかでバッファリングされて遅
延することはないためその遅延を最小限に抑えることが
できる。
In this case, is the packet with the highest priority "3" in the receive buffer? Since there is no delay due to buffering in any one of 52l to 52n, the delay can be minimized.

このように、割込みされたパケットは廃棄されずに受信
バッファ52l〜52nで保持され割込みが終了した後
残りの部分が伝送されるため、パケット再送の頻度が減
少し伝送路のトラヒックの増大及びスルーブツトの低下
が防止される。
In this way, the interrupted packets are held in the receive buffers 52l to 52n without being discarded, and the remaining portion is transmitted after the interrupt is completed, reducing the frequency of packet retransmission, reducing the increase in traffic on the transmission path and reducing throughput. This prevents a decrease in

〔発明の効果〕〔Effect of the invention〕

上述の如く、本発明の割込みパケット制御方式によれば
、伝送路のトラヒックの増大及びスループットの低下が
防止され、実用上きわめて有用である。
As described above, the interrupt packet control method of the present invention prevents an increase in transmission line traffic and a decrease in throughput, and is extremely useful in practice.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明方式の原理ブロック図、第2図は本発明
方式の一実施例のブロック図、第3図は本発明方式のパ
ケットのフォーマットを示す図、 第4図は本発明方式の割込み状態を説明するための図、 第5図はパケット交換網の構成図 第6図は従来方式のパケットのフォーマットを示す図、 第7図は従来方式の一例のブロック図である。 図において、 21l〜21nは送信バッファ 23.51.53はセレクタ、 25はデータ変換部、 26はフラグ付加部、 32はフラグ検出削除部、 33はデータ逆変換部、 34はFC8検証部、 35.52l〜521は受信バッファ、40は送信制御
部、 41はネスト情報付加部、 42はFC3生成部、 43(よメモリ、 50はネスト情報検出部 を示す。 本りPべの贋V晩ブロザ図 嘉1t!1 (A) 木屑≦芦門ヲiべめフォーマット8ヤソ司再3図 参席9牝ヤ六〉讐りう、シ1大、得、左埒ケ耳T蚤ため
の゛ト員ペデットプζ虜19司/)序約ダく℃d@5図 今く閂(さ−プ(の/ぐ外トフt−マ・ントE力々工図
IJ 6 図
Fig. 1 is a block diagram of the principle of the method of the present invention, Fig. 2 is a block diagram of an embodiment of the method of the present invention, Fig. 3 is a diagram showing the packet format of the method of the present invention, and Fig. 4 is a diagram of the method of the present invention. FIG. 5 is a diagram illustrating the configuration of a packet switching network; FIG. 6 is a diagram showing the packet format of a conventional system; and FIG. 7 is a block diagram of an example of the conventional system. In the figure, 21l to 21n are transmission buffers 23, 51, and 53 are selectors, 25 is a data conversion unit, 26 is a flag addition unit, 32 is a flag detection deletion unit, 33 is a data inverse conversion unit, 34 is an FC8 verification unit, 35 .52l to 521 are reception buffers, 40 is a transmission control unit, 41 is a nest information addition unit, 42 is an FC3 generation unit, 43 is a memory, and 50 is a nest information detection unit. Zuka 1t! 1 (A) Wood shavings≦Ashimon wo ibeme format 8 Yasoji re 3 figures attendance 9 female Ya 6〉 enemy Riu, Shi 1 Dai, Toku, left ga mimi T flea member Pedetop ζ Captive 19 Tsukasa/) Introduction ℃d @ 5 Figures

Claims (1)

【特許請求の範囲】 低優先度のパケットの送信時に高優先度のパケットが発
生すると、送信部で該高優先度のパケットの割込み伝送
を行ない、伝送されたパケットを受信部で受信する割込
みパケット制御方式において、 優先度別にパケットを格納する複数の送信バッファ(2
1_l〜21_n)と 該複数の送信バッファ(21_l〜21_n)夫々から
読み出され送信されるパケットの前後に少なくとも割込
みなし、割込み開始、割込み終了を表わすネスト情報を
付加するネスト情報付加部(41)と、 該複数の送信バッファ(21_l〜21_n)夫々のパ
ケット格納有無に応じて該ネスト情報付加部(41)に
付加すべきネスト情報を指示すると共に、割込み伝送の
終了後割込みされたパケットの未伝送部分を継続して伝
送せしめる送信制御部(40)とを該送信部に有し、 優先度別にパケットを格納する複数の受信バッファ(5
2_l〜52_n)と、 受信されたパケットに付加されたネスト情報を検出し該
ネスト情報に応じて該受信されたパケットを該複数の受
信バッファ(52_l〜52_n)に格納させ、かつ該
複数の受信バッファ(52_l〜52_n)夫々からの
パケットの読み出しを制御するネスト情報検出制御部(
50)とを該受信部に有することを特徴とする割込みパ
ケット制御方式。
[Claims] An interrupt packet in which, when a high-priority packet is generated during transmission of a low-priority packet, the transmitter performs interrupt transmission of the high-priority packet, and the receiver receives the transmitted packet. In the control method, multiple transmit buffers (2
1_l to 21_n) and the plurality of transmission buffers (21_l to 21_n) before and after each packet read and transmitted, a nest information adding unit (41) that adds nest information indicating at least no interruption, start of interruption, and end of interruption; and instructs the nest information to be added to the nest information addition unit (41) according to whether or not packets are stored in each of the plurality of transmission buffers (21_l to 21_n), and also indicates the uninterrupted packets after the interrupt transmission ends. The transmitting unit includes a transmitting control unit (40) that causes the transmission part to be continuously transmitted, and a plurality of receiving buffers (50) that store packets according to priority.
2_l to 52_n), detects nest information added to the received packet, stores the received packet in the plurality of reception buffers (52_l to 52_n) according to the nest information, and stores the received packet in the plurality of reception buffers (52_l to 52_n); a nest information detection control unit (
50) in the receiving section.
JP62324361A 1987-12-22 1987-12-22 Interrupt packet control system Pending JPH01165245A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62324361A JPH01165245A (en) 1987-12-22 1987-12-22 Interrupt packet control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62324361A JPH01165245A (en) 1987-12-22 1987-12-22 Interrupt packet control system

Publications (1)

Publication Number Publication Date
JPH01165245A true JPH01165245A (en) 1989-06-29

Family

ID=18164926

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62324361A Pending JPH01165245A (en) 1987-12-22 1987-12-22 Interrupt packet control system

Country Status (1)

Country Link
JP (1) JPH01165245A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0512290A2 (en) * 1991-05-10 1992-11-11 International Business Machines Corporation Nested frame communication protocol
KR100478112B1 (en) * 2001-08-27 2005-03-24 가부시키가이샤후지쿠라 Packet control system and communication method
JP2016527790A (en) * 2013-12-20 2016-09-08 インテル・コーポレーション Hierarchical / lossless packet prefetching to reduce latency jitter in flow-controlled packet-based networks

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0512290A2 (en) * 1991-05-10 1992-11-11 International Business Machines Corporation Nested frame communication protocol
EP0512290A3 (en) * 1991-05-10 1995-01-04 Ibm Nested frame communication protocol
KR100478112B1 (en) * 2001-08-27 2005-03-24 가부시키가이샤후지쿠라 Packet control system and communication method
US7321596B2 (en) 2001-08-27 2008-01-22 Fujikura Ltd. Packet control system and communication method
JP2016527790A (en) * 2013-12-20 2016-09-08 インテル・コーポレーション Hierarchical / lossless packet prefetching to reduce latency jitter in flow-controlled packet-based networks
US10230665B2 (en) 2013-12-20 2019-03-12 Intel Corporation Hierarchical/lossless packet preemption to reduce latency jitter in flow-controlled packet-based networks

Similar Documents

Publication Publication Date Title
JP3512755B2 (en) Communication system, communication device, and communication system using this communication device
US5740373A (en) Packet switching system having communication control unit for sending acknowledgment to the source upon receiving the receive response data associated with the last cell
JPH021665A (en) Congestion control method
JP3109829B2 (en) Method and apparatus for specifying destination and source addresses in a packet network
JP2778373B2 (en) Buffer device with retransmission function
JPH0758482B2 (en) Bus system
JPH0471377B2 (en)
JPH01165245A (en) Interrupt packet control system
JPH07221789A (en) Method and system for continuous data transmission
JPH01165246A (en) Packet switching system
JPS58173932A (en) Packet transmission system
JPH0683258B2 (en) Packet transmission method
JP3137048B2 (en) Multicast ABR processing method
JPS58225756A (en) Serial data communication device
JPH02206258A (en) Cell sequence preservation control system for atm exchange network
JPH01149640A (en) Loop type data transmitting system
JPH0145261B2 (en)
AU677510B2 (en) Method and device to control a memory
JP2570976B2 (en) Packet broadcast method
JPH05130141A (en) Packet transmitter
JPS59128848A (en) Storage exchange type data transmission system
JPS61100043A (en) Transmitter for multiple address communication
JPS61187445A (en) Packet transmission control system
JPH0523096B2 (en)
JP2812295B2 (en) Cell transfer device