JPH01143405A - Analog type frequency divider - Google Patents

Analog type frequency divider

Info

Publication number
JPH01143405A
JPH01143405A JP62299736A JP29973687A JPH01143405A JP H01143405 A JPH01143405 A JP H01143405A JP 62299736 A JP62299736 A JP 62299736A JP 29973687 A JP29973687 A JP 29973687A JP H01143405 A JPH01143405 A JP H01143405A
Authority
JP
Japan
Prior art keywords
frequency
signal
input
mixer
amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62299736A
Other languages
Japanese (ja)
Inventor
Hirotsugu Kawamura
川村 洋次
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62299736A priority Critical patent/JPH01143405A/en
Publication of JPH01143405A publication Critical patent/JPH01143405A/en
Pending legal-status Critical Current

Links

Landscapes

  • Agricultural Chemicals And Associated Chemicals (AREA)
  • Treatments For Attaching Organic Compounds To Fibrous Goods (AREA)

Abstract

PURPOSE:To attain the frequency division at a required broad frequency band by using a control voltage so as to control a varactor diode thereby controlling the phase of a frequency signal. CONSTITUTION:An input frequency signal inputted from an input terminal 1 is mixed at a mixer 3 by a local signal with frequencies of 1/N and (N-1)/n with respect to the input frequency and frequencyconverted into frequency signals of 1/N and (N-1)/n. The feedback loop consisting of the mixer 3, an amplifier 4 and a varactor diode 5 is subjected to phase control as a positive feedback loop by a capacitance of the varactor diode 6 controlled by a control voltage 6 given externally to the control terminal 7. Thus, the frequency division band is made variable.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は周波数を分周する回路を使用する周波数シンセ
サイザ、変復調器、計測器等に適用されるアナログ型周
波数分周器に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an analog frequency divider that is applied to frequency synthesizers, modems, measuring instruments, etc. that use a frequency dividing circuit.

〔従来の技術〕[Conventional technology]

第2図に従来のアナログ型周波数分周器の一例を示す。 FIG. 2 shows an example of a conventional analog frequency divider.

入力端子lから入力された入力周波数信号は、ミキサ3
において入力周波数信号の1/Nと(N−1)ハの周波
数からなるローカル信号によってミキシングされ、(N
−1) /Nとl/Nの周波数信号に周波数変換される
。これらの信号は増幅器4により増幅され、ミキサ3に
ローカル信号として帰還される。この時、ミキサ3及び
増幅器4から構成される帰還ループは正帰還ループとな
るように設定され、帰還ループ内には入力周波数のl/
Nと(N−1)/Nの周波数が存在し、安定な分周動作
が行われる。
The input frequency signal input from input terminal l is input to mixer 3.
is mixed by a local signal consisting of a frequency of 1/N of the input frequency signal and (N-1)c, and
-1) The frequency is converted into frequency signals of /N and l/N. These signals are amplified by amplifier 4 and fed back to mixer 3 as local signals. At this time, the feedback loop composed of the mixer 3 and the amplifier 4 is set to be a positive feedback loop, and the input frequency is l/
There are N and (N-1)/N frequencies, and a stable frequency division operation is performed.

そして、帰還ループ内の信号を出力端子2から取り出せ
ば、入力周波数信号の1/Nと(N−1)/Nの周波数
信号、つまり分周信号が得られことになる。
If the signal in the feedback loop is taken out from the output terminal 2, a frequency signal of 1/N and (N-1)/N of the input frequency signal, that is, a frequency-divided signal will be obtained.

〔発明が解決しようとする問題点) 上述した従来のアナログ型周波数分周器では、帰還ルー
プを構成するミキサ3.増幅器4及びループ内の信号伝
送路において時間遅延が存在することにより、帰還位相
が全ての周波数で揃わないために、帰還ループで正帰還
となる周波数帯域は限られたものとなり、分周周波数帯
域が狭いという問題があった。
[Problems to be Solved by the Invention] In the conventional analog frequency divider described above, mixer 3. Due to the presence of time delays in the amplifier 4 and the signal transmission path in the loop, the feedback phases are not aligned at all frequencies, so the frequency band in which positive feedback occurs in the feedback loop is limited, and the frequency band in which the frequency is divided is limited. The problem was that it was too narrow.

本発明は広い周波数帯域において分周を実現できるアナ
ログ型周波数分周器を提供することを目的としている。
An object of the present invention is to provide an analog frequency divider that can realize frequency division over a wide frequency band.

〔問題点を解決するための手段〕[Means for solving problems]

本発明のアナログ型周波数分周器は、増幅器とミキサで
構成される帰還ループ内に周波数信号の通過位相を変化
させる可変容量ダイオードを設け、この可変容量ダイオ
ードに加える電圧を制御することにより帰還ループ内の
信号の位相を制御し、正帰還となる周波数帯域を可変に
するものである。
The analog frequency divider of the present invention includes a variable capacitance diode that changes the passing phase of a frequency signal in a feedback loop composed of an amplifier and a mixer, and by controlling the voltage applied to this variable capacitance diode, the feedback loop is This is to control the phase of the signal within and make the frequency band for positive feedback variable.

これにより分周周波数帯域が可変になり、広い所要の周
波数帯域で分周動作が可能となる。
As a result, the frequency division frequency band becomes variable, and frequency division operation becomes possible in a wide required frequency band.

〔実施例〕 次に、本発明を図面を参照して説明する。〔Example〕 Next, the present invention will be explained with reference to the drawings.

第1図に本発明のアナログ型周波数分周器の一実施例を
示す。入力端子1から入力された入力周波数信号は、ミ
キサ3において入力周波数の1/Nと(N4)ハの周波
数からなるローカル信号によってミキシングされ、(N
−1)/Nと1/Nの周波数信号に周波数変換される。
FIG. 1 shows an embodiment of the analog frequency divider of the present invention. The input frequency signal input from the input terminal 1 is mixed in the mixer 3 by a local signal consisting of 1/N of the input frequency and a frequency of (N4)c, and
-1) The frequency is converted into frequency signals of /N and 1/N.

これらの信号は増幅器4により増幅され、可変容量ダイ
オード5により位相制御した後、ミキサ3にローカル信
号として帰還される。
These signals are amplified by an amplifier 4, phase controlled by a variable capacitance diode 5, and then fed back to the mixer 3 as a local signal.

可変容量ダイオード5は加える電圧により容量が変化す
るもので、この時ミキサ3.増幅器4及び可変容量ダイ
オード5から構成された帰還ループは外部から制御端子
7に与えられる制御電圧6により制御された可変容量ダ
イオード5の容量により、入力周波数の1/Nと(N−
1)ハの周波数において、正帰還ループとなるように位
相制御される。
The capacitance of the variable capacitance diode 5 changes depending on the applied voltage, and at this time, the mixer 3. A feedback loop composed of an amplifier 4 and a variable capacitance diode 5 has a capacitance of 1/N of the input frequency and (N-
1) At frequency C, the phase is controlled to form a positive feedback loop.

帰還ループ内は入力周波数の1/Nと(N−1)/Nの
周波数の信号が存在し、これらの信号は出力端子2より
分周周波数信号として取り出される。
In the feedback loop, signals with frequencies of 1/N and (N-1)/N of the input frequency exist, and these signals are taken out from the output terminal 2 as a frequency-divided frequency signal.

入力周波数が変化した場合には、それに応じて入力周波
数の1/Nと(N−1) /Nの周波数において帰還ル
ープが正帰還となるように、外部の制御電圧6により可
変容量ダイオード5の容量を制御すれば、分周周波数帯
域を可変することができる。
When the input frequency changes, the external control voltage 6 changes the variable capacitance diode 5 so that the feedback loop becomes positive feedback at frequencies of 1/N and (N-1)/N of the input frequency. By controlling the capacitance, the dividing frequency band can be varied.

なお、第1図は本発明の一実施例を示すものであり、可
変容量ダイオード5或いは出力端子2を増幅器4の内部
(例えば増幅器4を多段増幅器としてその増幅器の段間
)に設置した場合でも同様の効果が得られる。また、可
変容量ダイオード5の接続方向が逆となっても、制御電
圧を逆にしてやれば同様の効果が得られることは明らか
である。
Note that FIG. 1 shows one embodiment of the present invention, and even if the variable capacitance diode 5 or the output terminal 2 is installed inside the amplifier 4 (for example, between the stages of the amplifier 4 as a multistage amplifier). A similar effect can be obtained. Furthermore, it is clear that even if the connection direction of the variable capacitance diode 5 is reversed, the same effect can be obtained by reversing the control voltage.

〔発明の効果] 以上説明したように本発明は、制御電圧により可変容量
ダイオードを制御して周波数信号の位相を制御すること
により、分周周波数帯域を変化させられるので、従来よ
りも広い所要の周波数帯域で分周動作が可能なアナログ
型周波数分周器が実現できる。
[Effects of the Invention] As explained above, the present invention can change the divided frequency band by controlling the variable capacitance diode using the control voltage and controlling the phase of the frequency signal. An analog frequency divider that can perform frequency division operations in a frequency band can be realized.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の実施例の構成を示すブロック図、第2
図は従来のアナログ型周波数分周器の一例のブロック図
である。 l・・・入力端子、2・・・出力端子、3・・・ミキサ
、4・・・増幅器、5・・・可変容量ダイオード、6・
・・制御電圧、7・・・制御端子。
FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention, and FIG.
The figure is a block diagram of an example of a conventional analog frequency divider. l...input terminal, 2...output terminal, 3...mixer, 4...amplifier, 5...variable capacitance diode, 6...
...Control voltage, 7...Control terminal.

Claims (1)

【特許請求の範囲】[Claims] (1)入力周波数信号の1/N周波数と(N−1)/N
周波数(Nは自然数)の各信号を増幅する増幅器と、こ
の増幅器により増幅された前記各周波数信号と入力周波
数信号を乗ずるミキサとを備え、このミキサの出力信号
を前記増幅器に帰還することにより分周動作を行なうア
ナログ型周波数分周器において、前記各周波数信号の通
過位相を変化させる可変容量ダイオードを設け、この可
変容量ダイオードに加える電圧を制御して分周周波数帯
域を変化させることを特徴とするアナログ型周波数分周
器。
(1) 1/N frequency of input frequency signal and (N-1)/N
It is equipped with an amplifier that amplifies each signal of a frequency (N is a natural number), and a mixer that multiplies each frequency signal amplified by this amplifier by an input frequency signal, and the output signal of this mixer is fed back to the amplifier. The analog frequency divider that performs frequency operation is characterized by providing a variable capacitance diode that changes the passing phase of each frequency signal, and controlling the voltage applied to the variable capacitance diode to change the divided frequency band. Analog type frequency divider.
JP62299736A 1987-11-30 1987-11-30 Analog type frequency divider Pending JPH01143405A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62299736A JPH01143405A (en) 1987-11-30 1987-11-30 Analog type frequency divider

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62299736A JPH01143405A (en) 1987-11-30 1987-11-30 Analog type frequency divider

Publications (1)

Publication Number Publication Date
JPH01143405A true JPH01143405A (en) 1989-06-06

Family

ID=17876343

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62299736A Pending JPH01143405A (en) 1987-11-30 1987-11-30 Analog type frequency divider

Country Status (1)

Country Link
JP (1) JPH01143405A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008215488A (en) * 2007-03-05 2008-09-18 Furukawa Electric Co Ltd:The Band clamp
JP2009019650A (en) * 2007-07-10 2009-01-29 Furukawa Electric Co Ltd:The Band clamp, wire harness with band clamp, wiring article unit, manufacturing method of wiring article unit and fixing method of wiring article in automobile

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008215488A (en) * 2007-03-05 2008-09-18 Furukawa Electric Co Ltd:The Band clamp
JP2009019650A (en) * 2007-07-10 2009-01-29 Furukawa Electric Co Ltd:The Band clamp, wire harness with band clamp, wiring article unit, manufacturing method of wiring article unit and fixing method of wiring article in automobile

Similar Documents

Publication Publication Date Title
KR930001593A (en) PLL Frequency Synthesizer
GB991525A (en) A digital frequency synthesis device
JPS5825724A (en) Wide band frequency synthesizer
US4797637A (en) PLL frequency synthesizer
US3710276A (en) Digital variable quadrature sine wave voltage controlled oscillator
JPH01143405A (en) Analog type frequency divider
US4272730A (en) Microwave frequency synthesizer utilizing a combination of a phase locked loop and frequency translation techniques
JPS63290408A (en) High speed variable frequency divider
JPH03198401A (en) Phase and amplitude adjusting circuit
JP3804209B2 (en) Phase-locked oscillator
JPH03163908A (en) Clock signal delay circuit
JPS62146020A (en) Pll frequency synthesizer
US3680004A (en) Wide-band frequency-converting and amplifying circuits
JPS6359217A (en) Frequency synthesizer
JPH08274637A (en) Frequency synthesizer
JPS628602A (en) Microwave analog frequency divider
JPH04367103A (en) Surface acoustic wave oscillator
JPS62261244A (en) Phase duty adjusting circuit
JPH02294119A (en) Phase adjustor
JPS59114927A (en) Oscillating circuit of variable frequency
JPS60253309A (en) Dynamic frequency divider of microwave
JPH0227804A (en) Frequency conversion circuit
GB1214383A (en) Frequency preparation on the principle of the digital counting process
JPH0296417A (en) Switched capacitor filter device
JPS61287324A (en) Frequency divider circuit

Legal Events

Date Code Title Description
FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 7

Free format text: PAYMENT UNTIL: 20071006

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 8

Free format text: PAYMENT UNTIL: 20081006

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081006

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 9

Free format text: PAYMENT UNTIL: 20091006

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 10

Free format text: PAYMENT UNTIL: 20101006

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101006

Year of fee payment: 10

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 11

Free format text: PAYMENT UNTIL: 20111006

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 12

Free format text: PAYMENT UNTIL: 20121006

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121006

Year of fee payment: 12

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 13

Free format text: PAYMENT UNTIL: 20131006