JPH01135823U - - Google Patents
Info
- Publication number
- JPH01135823U JPH01135823U JP3252388U JP3252388U JPH01135823U JP H01135823 U JPH01135823 U JP H01135823U JP 3252388 U JP3252388 U JP 3252388U JP 3252388 U JP3252388 U JP 3252388U JP H01135823 U JPH01135823 U JP H01135823U
- Authority
- JP
- Japan
- Prior art keywords
- clock signal
- gate
- flop
- channel
- delay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 claims description 10
- 230000003111 delayed effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 9
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3252388U JPH01135823U (enExample) | 1988-03-11 | 1988-03-11 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3252388U JPH01135823U (enExample) | 1988-03-11 | 1988-03-11 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01135823U true JPH01135823U (enExample) | 1989-09-18 |
Family
ID=31259056
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3252388U Pending JPH01135823U (enExample) | 1988-03-11 | 1988-03-11 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01135823U (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001166748A (ja) * | 1999-12-09 | 2001-06-22 | Seiko Epson Corp | 電気光学装置、そのクロック信号調整方法および回路、その生産方法、ならびに電子機器 |
-
1988
- 1988-03-11 JP JP3252388U patent/JPH01135823U/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001166748A (ja) * | 1999-12-09 | 2001-06-22 | Seiko Epson Corp | 電気光学装置、そのクロック信号調整方法および回路、その生産方法、ならびに電子機器 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4629909A (en) | Flip-flop for storing data on both leading and trailing edges of clock signal | |
| JPH01135823U (enExample) | ||
| JPS601033U (ja) | 電圧制御形発振回路 | |
| JPS6142116U (ja) | Ｃｍｏｓ集積回路の駆動制御回路 | |
| JPH0224633U (enExample) | ||
| JPS6217278U (enExample) | ||
| JPS62191267U (enExample) | ||
| JPS6255175U (enExample) | ||
| JPH0475430U (enExample) | ||
| JPS635529U (enExample) | ||
| JPS62103324U (enExample) | ||
| JPS63171027U (enExample) | ||
| JPH01117164U (enExample) | ||
| JPS61149431U (enExample) | ||
| JPS6246931U (enExample) | ||
| JPH0320541U (enExample) | ||
| JPS63185319U (enExample) | ||
| JPS6181221U (enExample) | ||
| JPH0466818U (enExample) | ||
| JPS61171332U (enExample) | ||
| JPH01144883U (enExample) | ||
| JPH0459634U (enExample) | ||
| JPH0239176U (enExample) | ||
| JPH0322435U (enExample) | ||
| JPS6160195U (enExample) |