JPH01114183A - Power supply superimposing circuit for monitor camera system - Google Patents
Power supply superimposing circuit for monitor camera systemInfo
- Publication number
- JPH01114183A JPH01114183A JP27076387A JP27076387A JPH01114183A JP H01114183 A JPH01114183 A JP H01114183A JP 27076387 A JP27076387 A JP 27076387A JP 27076387 A JP27076387 A JP 27076387A JP H01114183 A JPH01114183 A JP H01114183A
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- power
- voltage
- circuit
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 10
- 230000005540 biological transmission Effects 0.000 claims abstract description 7
- 238000000926 separation method Methods 0.000 abstract description 16
- 238000006243 chemical reaction Methods 0.000 abstract description 8
- 238000000034 method Methods 0.000 description 4
- 230000006866 deterioration Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 230000020169 heat generation Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
Landscapes
- Closed-Circuit Television Systems (AREA)
Abstract
Description
【発明の詳細な説明】
〔技術分野〕
本発明は監視用カメラの電源供給とカメラからモニタテ
レビへの映像信号の伝送を一対の平行2線ケーブルで共
用する監視カメラシステムの電源重畳回路に関するもの
である。[Detailed Description of the Invention] [Technical Field] The present invention relates to a power superimposing circuit for a surveillance camera system in which a pair of parallel two-wire cables is used to supply power to a surveillance camera and to transmit video signals from the camera to a monitor television. It is.
カメラへの電源供給とカメラからのモニタテレビ側への
映像信号の伝送を一対の平行2線ケーブルで行うシステ
ムのブロック図を第1図に示す。FIG. 1 shows a block diagram of a system that supplies power to the camera and transmits video signals from the camera to the monitor television using a pair of parallel two-wire cables.
1はモニタテレビ、2は電源回路、3は平衡−不平衡変
換回路、4は電源重畳信号分離回路、5は電源分離信号
混合回路、6は監視用カメラ、7は不平衡−平衡変換回
路、8は平行2線ケーブルである。ここでカメラからの
映像信号は、不平衡−平衡変換回路7により平衡信号に
変換されたのち、電源分離信号混合回路5を介し送出さ
れる。平行2線ケーブル8を介して電源重畳信号分離回
路4に入力され平衡−不平衡変換回路3により不平衡信
号に変換されモニタテレビ1に送られる。監視用カメラ
への電源供給は、直流電源電源を電源。1 is a monitor television, 2 is a power supply circuit, 3 is a balanced-unbalanced conversion circuit, 4 is a power supply superimposed signal separation circuit, 5 is a power supply separation signal mixing circuit, 6 is a surveillance camera, 7 is an unbalanced-balanced conversion circuit, 8 is a parallel two-wire cable. Here, the video signal from the camera is converted into a balanced signal by the unbalanced-balanced conversion circuit 7, and then sent out via the power supply separation signal mixing circuit 5. The signal is inputted to the power supply superimposed signal separation circuit 4 via the parallel two-wire cable 8, converted into an unbalanced signal by the balanced-unbalanced conversion circuit 3, and sent to the monitor television 1. Power is supplied to the surveillance camera using a DC power supply.
回路2で生成したのち、電源重畳信号分離回路4により
ケーブルに重畳し、電源分離信号混合回路5で直流を分
離したのち、監視用カメラ6に供給される。ここで、電
源分離信号混合回路5から送出される映像信号周波数帯
域の出力インピーダンス及び電源重畳信号分離回路4の
入力インビーダンスは平行2線ケーブルの特性インピー
ダンスに一致しなければならない。そうでなければ、伝
送周波数特性の劣化のために、モニタテレビでの映像の
劣化を引きおこす。また、平行2線ケーブル8での信号
の平衡伝送を維持するために、電源重畳信号分離回路4
の一対の入力端子の各端子とグランド間のインピーダン
スがそれぞれ等しいこと、同様に電源分離信号混合回路
5の出力端子の各端子とグランド間のインピーダンスが
それぞれ等しいことが必要である。そうでなければ、信
号の平衡伝送がくずれてしまう。また電源重畳信号分離
回路4の入力端子での直流電圧も一定であることが条件
となる。After being generated by the circuit 2, it is superimposed on the cable by the power superimposed signal separation circuit 4, and after being separated from DC by the power separation signal mixing circuit 5, it is supplied to the monitoring camera 6. Here, the output impedance of the video signal frequency band sent from the power source separation signal mixing circuit 5 and the input impedance of the power source superimposed signal separation circuit 4 must match the characteristic impedance of the parallel two-wire cable. Otherwise, the deterioration of the transmission frequency characteristics will cause deterioration of the image on the monitor television. In addition, in order to maintain balanced transmission of signals on the parallel two-wire cable 8, the power superimposed signal separation circuit 4
It is necessary that the impedances between each of the pair of input terminals and the ground be equal, and similarly, the impedance between each of the output terminals of the power supply separation signal mixing circuit 5 and the ground must be equal. Otherwise, the balanced transmission of the signal will be disrupted. Further, it is a condition that the DC voltage at the input terminal of the power supply superimposed signal separation circuit 4 is also constant.
一般に平衡伝送システムにおける電源重畳信号分離回路
として用いられる方法として、第2図、第3図に示す方
法がある。10は電源電圧印加端子、11はモニタテレ
ビに接続される映像信号出力端子、12は平衡不平衡変
換回路、13a、13bは入力インピーダンスを決定す
る抵抗、14a、14bは直流しゃ所用コンデンサであ
る。As a method generally used as a power supply superimposed signal separation circuit in a balanced transmission system, there is a method shown in FIGS. 2 and 3. 10 is a power supply voltage application terminal, 11 is a video signal output terminal connected to a monitor television, 12 is a balanced/unbalanced conversion circuit, 13a and 13b are resistors that determine the input impedance, and 14a and 14b are DC shielding capacitors.
15は交流信号短絡用コンデンサである。平衡不平衡変
換回路12は入力インピーダンスが高く、抵抗13a、
13bにより入力インピーダンスが決定できる。この回
路では電源電圧印加端子10に印加される電圧に比べ、
端子9.9間電圧が抵抗13a、13bにより低下する
ため、高めの電圧を加えなければならない。また、抵抗
13a、13bで電力消費による発熱が問題となる。例
えば抵抗値が75Ω、カメラ消費電流が300mAであ
る場合、抵抗での電圧降下は22.5V、消費電力は6
.75Wとなり、この方式は現実的でない。15 is an AC signal shorting capacitor. The balanced/unbalanced conversion circuit 12 has high input impedance and includes resistors 13a,
13b allows the input impedance to be determined. In this circuit, compared to the voltage applied to the power supply voltage application terminal 10,
Since the voltage between terminals 9 and 9 is reduced by resistors 13a and 13b, a higher voltage must be applied. Furthermore, heat generation due to power consumption in the resistors 13a and 13b poses a problem. For example, if the resistance value is 75Ω and the camera current consumption is 300mA, the voltage drop across the resistance is 22.5V and the power consumption is 6.
.. 75W, which makes this method impractical.
第3図に別の方式を示す。15a、15bはチョークコ
イル、16a、16bはインピーダンスマツチング用抵
抗である。この回路方式の問題点としては、映像信号の
周波数は数十Hzから数MHzまで帯域があるから、低
域におけるチョークコイルのインピーダンスを高くする
ことが困難であり、また形状も大きくなるという問題が
ある。FIG. 3 shows another method. 15a and 15b are choke coils, and 16a and 16b are impedance matching resistors. The problem with this circuit system is that since the video signal frequency ranges from several tens of Hz to several MHz, it is difficult to increase the impedance of the choke coil in the low frequency range, and the shape also becomes large. be.
本発明は消費電力が少なく、電圧降下が少なく一定電圧
が得られ、映像信号周波数帯域におけるインピーダンス
マツチングのとれる平行2線ケーブルの平衡伝送システ
ムの電源重畳信号分離回路を提供することにある。SUMMARY OF THE INVENTION An object of the present invention is to provide a power superimposed signal separation circuit for a parallel two-wire cable balanced transmission system that consumes less power, provides a constant voltage with less voltage drop, and can perform impedance matching in the video signal frequency band.
本発明は、電源電圧を信号線に重畳する信号平衡伝送シ
ステムにおいて、NPN型トランジスタとPNP型トラ
ンジスタのそれぞれのエミッターベース間にコンデンサ
を接続すると共に、互いのベース間を抵抗とツェナーダ
イオードを介して接続し、一方のトランジスタのコレク
タを十電源に他端を一電源に接続し、各々のエミッタを
信号線接続端子に接続することを特徴とする構成とした
ものである。本発明による実施例を第4図に示す。
17aはNPN )ランジスタ、17bはPNPトラン
ジスタ、18a、18bはエミッタ・ベース間に接続さ
れるトランジスタ、19’a、19bは抵抗、20a、
20bはバイアス電流供給用抵抗、21は、ツェナーダ
イオードである。The present invention provides a balanced signal transmission system in which a power supply voltage is superimposed on a signal line, in which a capacitor is connected between the emitter bases of an NPN transistor and a PNP transistor, and a capacitor is connected between the bases of each other via a resistor and a Zener diode. The collector of one transistor is connected to a power source, the other end is connected to a power source, and each emitter is connected to a signal line connection terminal. An embodiment according to the invention is shown in FIG.
17a is an NPN) transistor, 17b is a PNP transistor, 18a and 18b are transistors connected between the emitter and base, 19'a and 19b are resistors, 20a,
20b is a bias current supply resistor, and 21 is a Zener diode.
カメラへの電源供給は、電源電圧印加端子10に印加さ
れて端子9.9間に電圧が生じる。端子9.9間電圧は
、
Vo=Vz + Ra Ina+ Ra l118
+ VEBA + VERBv2:ツェナーダイオード
のツェナー電圧IsA:17aのベース電流
l5ll:17bのベース電流
vEIIA =17aのエミッタベース間電圧(= 0
.7V)
Visa:17bのエミッタベース間電圧(#0.7V
)
となり、はぼ一定の電圧が得られる。Power supply to the camera is applied to the power supply voltage application terminal 10, and a voltage is generated between the terminals 9 and 9. The voltage between terminals 9 and 9 is Vo=Vz + Ra Ina+ Ra l118
+ VEBA + VERBv2: Zener voltage of Zener diode IsA: Base current of 17a l5ll: Base current of 17b vEIIA = Emitter-base voltage of 17a (= 0
.. 7V) Visa: 17b emitter-base voltage (#0.7V
), and a nearly constant voltage can be obtained.
映像周波数帯域での入力インピーダンスは、コンデンサ
18a、18bの値が十分に大きい場合には、
Ztn=RA+ R,+ r。The input impedance in the video frequency band is Ztn=RA+R,+r if the values of the capacitors 18a and 18b are sufficiently large.
r2 :ツェナーダイオードの交流抵抗Zill#RA
+ R。r2: Zener diode AC resistance Zill#RA
+R.
で与えられる。したがって、入力インピーダンスは、R
A+R,で決定される。is given by Therefore, the input impedance is R
It is determined by A+R.
端子9から入力された映像信号は、平衡不平衡変換回路
12を介して、モニタテレビに接続される映像信号出力
端子11に出力する。The video signal input from the terminal 9 is output via the balanced/unbalanced conversion circuit 12 to the video signal output terminal 11 connected to a monitor television.
抵抗19aあるいは19bで消費される電力はP=RI
B2
よりわずかである。The power consumed by the resistor 19a or 19b is P=RI
Slightly more than B2.
電源電圧印加端子−グランド間に対する端子9゜9間電
圧の電圧降下は2個のトランジスタのコレクターエミッ
タ間電圧分だけであり、これもわずかである。The voltage drop between the terminals 9 and 9 with respect to between the power supply voltage application terminal and the ground is only the collector-emitter voltage of the two transistors, and this is also small.
本発明による電源重畳回路は、NPN型トランジスタと
PNP型トランジスタのそれぞれにエミッタとベース間
にコンデンサを接続し、各トランジスタのベース間は抵
抗と基準電圧源を介して接続し、一方のトランジスタの
コレクタを接地、他方のトランジスタのコレクタに電源
電圧を印加し各々のトランジスタのエミッタを入力端子
に接続したため、入力インピーダンスを交流に対し一定
の値にすることができ、印加電圧と入力端子の間の電圧
降下を少なくでき、そのため、消費電力も少なくでき、
入力端子はグランドに対し高いインピーダンスをもって
いるため、平衡伝送が行なえるという効果がある。In the power supply superimposition circuit according to the present invention, a capacitor is connected between the emitter and the base of each of the NPN type transistor and the PNP type transistor, the base of each transistor is connected via a resistor and a reference voltage source, and the collector of one transistor is connected to the base of each transistor through a resistor and a reference voltage source. is grounded, the power supply voltage is applied to the collector of the other transistor, and the emitter of each transistor is connected to the input terminal, so the input impedance can be set to a constant value for AC, and the voltage between the applied voltage and the input terminal The drop can be reduced, and therefore power consumption can be reduced.
Since the input terminal has a high impedance with respect to ground, there is an effect that balanced transmission can be performed.
第1図乃至第3図は従来例を示し、第1図は、カメラ電
源重畳システムの説明図、第2図及び第3図は、電源重
畳信号分離回路である。第4図は、本発明の実施例を示
す電源重畳信号分離回路である。
17a・・NPN型トランジスタ、17b・・PNP型
トランジスタ、18a、18b・・コンデンサ、19a
、19b・・抵抗、21・・ツェナーダイオード。1 to 3 show conventional examples, in which FIG. 1 is an explanatory diagram of a camera power superimposition system, and FIGS. 2 and 3 are power superimposed signal separation circuits. FIG. 4 shows a power supply superimposed signal separation circuit showing an embodiment of the present invention. 17a... NPN type transistor, 17b... PNP type transistor, 18a, 18b... Capacitor, 19a
, 19b...Resistor, 21... Zener diode.
Claims (1)
いて、NPN型トランジスタとPNP型トランジスタの
それぞれのエミッターベース間にコンデンサを接続する
と共に、互いのベース間を抵抗とツェナーダイオードを
介して接続し、一方のトランジスタのコレクタを+電源
に他端を−電源に接続し、各々のエミッタを信号線接続
端子に接続することを特徴とする監視カメラシステムの
電源重畳回路。In a signal balanced transmission system in which a power supply voltage is superimposed on a signal line, a capacitor is connected between the emitter bases of an NPN transistor and a PNP transistor, and the bases of each are connected via a resistor and a Zener diode. A power supply superimposition circuit for a surveillance camera system, characterized in that a collector of the transistor is connected to a + power supply, the other end is connected to a - power supply, and each emitter is connected to a signal line connection terminal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP27076387A JPH01114183A (en) | 1987-10-27 | 1987-10-27 | Power supply superimposing circuit for monitor camera system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP27076387A JPH01114183A (en) | 1987-10-27 | 1987-10-27 | Power supply superimposing circuit for monitor camera system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01114183A true JPH01114183A (en) | 1989-05-02 |
Family
ID=17490652
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP27076387A Pending JPH01114183A (en) | 1987-10-27 | 1987-10-27 | Power supply superimposing circuit for monitor camera system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01114183A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0335681A (en) * | 1989-06-30 | 1991-02-15 | Sharp Corp | Video doorphone equipment |
-
1987
- 1987-10-27 JP JP27076387A patent/JPH01114183A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0335681A (en) * | 1989-06-30 | 1991-02-15 | Sharp Corp | Video doorphone equipment |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH01114183A (en) | Power supply superimposing circuit for monitor camera system | |
US4727336A (en) | Wide band low power loss video amplifier | |
JPS63287201A (en) | Structure of electric signal amplifier | |
JPH01114184A (en) | Power supply superimposing circuit for monitor camera system | |
JPH0738557B2 (en) | Active filter circuit | |
JP2589601B2 (en) | CRT connection circuit | |
JPH0946548A (en) | Synchronous signal separation circuit of image output device | |
JPH08205277A (en) | Power supply circuit for microphone | |
JPS63187779A (en) | Power unit for audio amplifier | |
JPH09148848A (en) | Broadband signal transmission circuit and amplifier | |
JPH0215422Y2 (en) | ||
JPH0533105Y2 (en) | ||
JPS6333405Y2 (en) | ||
JPS621374A (en) | Vertical deflecting circuit | |
KR850003313Y1 (en) | Input change circuit | |
JPH0355996Y2 (en) | ||
JPS61128687A (en) | Demodulator | |
JPH01114182A (en) | Balancing transmission circuit for video signal | |
JP3354316B2 (en) | Video tape recorder | |
JPS6213193A (en) | Color transient correction circuit | |
JPS5838684Y2 (en) | Vertical blanking circuit | |
JPS5837175Y2 (en) | Braun tube drive circuit | |
JPS6016174A (en) | Switching type constant-voltage device | |
JPS6123491A (en) | Matrix circuit | |
JPS6115477A (en) | Automatic gain control circuit |