JPH01106942U - - Google Patents

Info

Publication number
JPH01106942U
JPH01106942U JP20026387U JP20026387U JPH01106942U JP H01106942 U JPH01106942 U JP H01106942U JP 20026387 U JP20026387 U JP 20026387U JP 20026387 U JP20026387 U JP 20026387U JP H01106942 U JPH01106942 U JP H01106942U
Authority
JP
Japan
Prior art keywords
debugging
source
instruction command
source program
decoding means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP20026387U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP20026387U priority Critical patent/JPH01106942U/ja
Publication of JPH01106942U publication Critical patent/JPH01106942U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案のデバツグ装置の構成を示すブ
ロツク図、第2図は同装置のラベル情報テーブル
の詳細図、第3図は同装置の行番号アドレス対応
表の詳細図、第4図は同装置のデータ領域情報ア
ドレスの詳細図、第5図はソースプログラムの一
例を示す図である。 1;デバツグ装置、2;ソース解読部、3;イ
ンタープリター制御部、4;デバツグ指示コマン
ド処理部、5;シミユレーシヨン部、6;ソース
プログラム、7;ラベル情報テーブル、8;行番
号アドレス対応表、9;中間コードフアイル、1
0;データ領域情報テーブル、11;処理行番号
レジスタ、12;CPUフラグ情報テーブル、1
3;レジスタ情報テーブル、14;表示装置。
FIG. 1 is a block diagram showing the configuration of the debugging device of the present invention, FIG. 2 is a detailed diagram of the label information table of the same device, FIG. 3 is a detailed diagram of the line number address correspondence table of the same device, and FIG. 4 is a detailed diagram of the device's line number address correspondence table. FIG. 5 is a detailed diagram of data area information addresses of the same device, and is a diagram showing an example of a source program. 1: Debugging device, 2: Source decoding unit, 3: Interpreter control unit, 4: Debugging instruction command processing unit, 5: Simulation unit, 6: Source program, 7: Label information table, 8: Line number address correspondence table, 9; Intermediate code file, 1
0; Data area information table, 11; Processing line number register, 12; CPU flag information table, 1
3; register information table; 14; display device.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] アセンブリ言語で記述されたソースプログラム
を解読するソース解読手段と、このソース解読手
段で解読されたソースプログラムがアセンブリ命
令である場合に該アセンブリ命令のマイクロプロ
セツサ上での動作をシミユレートするシミユレー
シヨン手段と、前記ソース解読手段で解読された
ソースプログラムが注釈文である場合に該注釈文
にデバツグ指示コマンドが記述されているときに
そのデバツグ指示コマンドに従つたデバツグ処理
を実行するデバツグ指示コマンド処理手段とを具
備したことを特徴とするデバツグ装置。
Source decoding means for decoding a source program written in assembly language, and simulation means for simulating the operation of assembly instructions on a microprocessor when the source program decoded by the source decoding means is assembly instructions. , a debugging instruction command processing means for executing a debugging process according to the debugging instruction command when the source program decoded by the source decoding means is a comment text and a debugging instruction command is written in the comment text; A debugging device characterized by comprising:
JP20026387U 1987-12-31 1987-12-31 Pending JPH01106942U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20026387U JPH01106942U (en) 1987-12-31 1987-12-31

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20026387U JPH01106942U (en) 1987-12-31 1987-12-31

Publications (1)

Publication Number Publication Date
JPH01106942U true JPH01106942U (en) 1989-07-19

Family

ID=31490680

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20026387U Pending JPH01106942U (en) 1987-12-31 1987-12-31

Country Status (1)

Country Link
JP (1) JPH01106942U (en)

Similar Documents

Publication Publication Date Title
KR880008150A (en) Loosely coupled pipeline processor
JPH01106942U (en)
WO1987005725A1 (en) Method of executing emulation
KR890010708A (en) How to modify operand address and system
JPH026306U (en)
JPS61143250U (en)
JPS62109240U (en)
JPS6353142U (en)
JPS61663U (en) program electronic computer
JPS5851355U (en) Translation processing device
JPS61120954U (en)
JPS6181351U (en)
JPS61202241A (en) Debug system for high-level language program
JPH0382447U (en)
JPS59187838U (en) word processor
JPS61133851U (en)
JPS6339762U (en)
JPS62154155A (en) Data processor
JPS6350642U (en)
JPS6146620U (en) microcomputer system
JPS63171854U (en)
JPH03113440U (en)
JPS62183253U (en)
JPS6130107U (en) Flowchart programmable controller
JPS6215200U (en)