JP7783271B2 - リニア電圧レギュレータ - Google Patents

リニア電圧レギュレータ

Info

Publication number
JP7783271B2
JP7783271B2 JP2023526496A JP2023526496A JP7783271B2 JP 7783271 B2 JP7783271 B2 JP 7783271B2 JP 2023526496 A JP2023526496 A JP 2023526496A JP 2023526496 A JP2023526496 A JP 2023526496A JP 7783271 B2 JP7783271 B2 JP 7783271B2
Authority
JP
Japan
Prior art keywords
voltage
output
voltage regulator
linear
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2023526496A
Other languages
English (en)
Japanese (ja)
Other versions
JP2023548337A (ja
JP2023548337A5 (https=
Inventor
シュリーパシ バハット アヴィナシュ
Original Assignee
テキサス インスツルメンツ インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by テキサス インスツルメンツ インコーポレイテッド filed Critical テキサス インスツルメンツ インコーポレイテッド
Publication of JP2023548337A publication Critical patent/JP2023548337A/ja
Publication of JP2023548337A5 publication Critical patent/JP2023548337A5/ja
Application granted granted Critical
Publication of JP7783271B2 publication Critical patent/JP7783271B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current 
    • G05F1/46—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC
    • G05F1/56—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices
    • G05F1/565—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current 
    • G05F1/46—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC
    • G05F1/462—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
    • G05F1/467—Sources with noise compensation
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current 
    • G05F1/46—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC
    • G05F1/56—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices
    • G05F1/575—Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices characterised by the feedback circuit

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
  • Control Of Electrical Variables (AREA)
JP2023526496A 2020-10-30 2021-11-01 リニア電圧レギュレータ Active JP7783271B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US202063107590P 2020-10-30 2020-10-30
US63/107,590 2020-10-30
US17/364,259 US11592854B2 (en) 2020-10-30 2021-06-30 Linear voltage regulator
US17/364,259 2021-06-30
PCT/US2021/057492 WO2022094365A1 (en) 2020-10-30 2021-11-01 Linear voltage regulator

Publications (3)

Publication Number Publication Date
JP2023548337A JP2023548337A (ja) 2023-11-16
JP2023548337A5 JP2023548337A5 (https=) 2024-10-31
JP7783271B2 true JP7783271B2 (ja) 2025-12-09

Family

ID=81381110

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023526496A Active JP7783271B2 (ja) 2020-10-30 2021-11-01 リニア電圧レギュレータ

Country Status (5)

Country Link
US (1) US11592854B2 (https=)
EP (1) EP4238209A4 (https=)
JP (1) JP7783271B2 (https=)
CN (1) CN116438500A (https=)
WO (1) WO2022094365A1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20250216874A1 (en) * 2024-01-03 2025-07-03 Mellanox Technologies, Ltd. Voltage variation suppression using psrr boost in linear regulators
US20250300549A1 (en) * 2024-03-19 2025-09-25 Advanced Micro Devices, Inc. Regulator noise compensation

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140340058A1 (en) 2013-05-15 2014-11-20 Texas Instruments Incorporated Nmos ldo psrr improvement using power supply noise cancellation
US20160363945A1 (en) 2015-06-15 2016-12-15 Richtek Technology Corporation Linear regulator circuit
US20170293313A1 (en) 2016-04-12 2017-10-12 Realtek Semiconductor Corp. Low dropout regulator with pmos power transistor

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7872454B2 (en) 2003-08-21 2011-01-18 Marvell World Trade Ltd. Digital low dropout regulator
US8816658B1 (en) * 2007-09-04 2014-08-26 Marvell International Ltd. Low-dropout converters with feedback compensation
US20090079406A1 (en) * 2007-09-26 2009-03-26 Chaodan Deng High-voltage tolerant low-dropout dual-path voltage regulator with optimized regulator resistance and supply rejection
US8427122B2 (en) 2010-02-11 2013-04-23 Mediatek Singapore Pte. Ltd. Enhancement of power supply rejection for operational amplifiers and voltage regulators
CN101853040A (zh) 2010-07-05 2010-10-06 复旦大学 一种带前馈跨导的高电源抑制比低压差线性稳压器
US20120293217A1 (en) 2011-05-18 2012-11-22 Texas Instruments Incorporated Feedforward active decoupling
CN105446403A (zh) * 2014-08-14 2016-03-30 登丰微电子股份有限公司 低压差线性稳压器
US9665112B2 (en) 2015-05-15 2017-05-30 Analog Devices Global Circuits and techniques including cascaded LDO regulation
KR102395466B1 (ko) * 2015-07-14 2022-05-09 삼성전자주식회사 리플 감소 속도를 제고한 레귤레이터 회로
US10078342B2 (en) * 2016-06-24 2018-09-18 International Business Machines Corporation Low dropout voltage regulator with variable load compensation
US10663993B2 (en) 2016-07-15 2020-05-26 Qualcomm Incorporated Low-dropout regulator with band-reject power supply rejection ratio for phase locked loop voltage controlled oscillator
US10110128B2 (en) 2017-03-08 2018-10-23 Allegro Microsystems, Llc DC-DC converter having feedforward for enhanced output voltage regulation
CN106940579A (zh) * 2017-03-27 2017-07-11 北京松果电子有限公司 低压差线性稳压器及其频率补偿方法
US10915121B2 (en) * 2018-02-19 2021-02-09 Texas Instruments Incorporated Low dropout regulator (LDO) with frequency-dependent resistance device for pole tracking compensation
US10571945B2 (en) 2018-02-21 2020-02-25 Atlazo, Inc. Low power regulator circuits, systems and methods regarding the same
US10254778B1 (en) * 2018-07-12 2019-04-09 Infineon Technologies Austria Ag Pole-zero tracking compensation network for voltage regulators
CN109062309B (zh) 2018-10-26 2019-08-02 清华大学 一种低压差线性电压调节器
US20210124383A1 (en) * 2019-10-28 2021-04-29 Qualcomm Incorporated Techniques for low-dropout (ldo) regulator start-up detection
CN111176358B (zh) 2019-12-27 2021-11-02 成都锐成芯微科技股份有限公司 一种低功耗低压差线性稳压器
US11556144B2 (en) * 2020-12-16 2023-01-17 Skyworks Solutions, Inc. High-speed low-impedance boosting low-dropout regulator

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140340058A1 (en) 2013-05-15 2014-11-20 Texas Instruments Incorporated Nmos ldo psrr improvement using power supply noise cancellation
US20160363945A1 (en) 2015-06-15 2016-12-15 Richtek Technology Corporation Linear regulator circuit
US20170293313A1 (en) 2016-04-12 2017-10-12 Realtek Semiconductor Corp. Low dropout regulator with pmos power transistor

Also Published As

Publication number Publication date
WO2022094365A1 (en) 2022-05-05
JP2023548337A (ja) 2023-11-16
EP4238209A4 (en) 2024-08-07
CN116438500A (zh) 2023-07-14
US11592854B2 (en) 2023-02-28
US20220137654A1 (en) 2022-05-05
EP4238209A1 (en) 2023-09-06

Similar Documents

Publication Publication Date Title
US8289009B1 (en) Low dropout (LDO) regulator with ultra-low quiescent current
US7148667B2 (en) Power supply apparatus
US8294441B2 (en) Fast low dropout voltage regulator circuit
US10739802B2 (en) Low dropout voltage regulator, a supply voltage circuit and a method for generating a clean supply voltage
US8154263B1 (en) Constant GM circuits and methods for regulating voltage
CN111367345B (zh) 改善低压差线性稳压器全负载稳定性的补偿方法及其电路
CN115461975A (zh) 电流模式前馈涟波消除
US8390379B2 (en) Amplifier input stage and slew boost circuit
KR101238173B1 (ko) 고 슬루율과 고 단위 이득 대역폭을 가지는 저 드롭아웃 레귤레이터
US20130307502A1 (en) Reducing power consumption in a voltage regulator
US5365199A (en) Amplifier with feedback having high power supply rejection
CN107526385B (zh) 线性电压调节器
US7135912B2 (en) Methods and systems for decoupling the stabilization of two loops
JP7783271B2 (ja) リニア電圧レギュレータ
CN115668092B (zh) 一种用于ldo的瞬态提升电路、芯片系统及设备
US11146217B2 (en) Signal amplifier circuit having high power supply rejection ratio and driving circuit thereof
CN110825157B (zh) 基于重载补偿的低压差线性稳压器
Shao et al. A low noise high PSR LDO based on N-type flipped voltage follower
US7129686B1 (en) Apparatus and method for a high PSRR LDO regulator
CN109739293B (zh) 一种基于衬底偏置的fvf双环路ldo电路
US6501305B2 (en) Buffer/driver for low dropout regulators
US6617836B1 (en) CMOS sub-bandgap reference with an operating supply voltage less than the bandgap
Ahmadi et al. Double-OTA External Capless Low-power LDO Regulator with Enhanced PSR and Transient Response
Park et al. Design techniques for external capacitor-less LDOs with high PSR over wide frequency range
Liu et al. A High PSR and Fast Transient Response Output-Capacitorless LDO using Gm-Boosting and Capacitive Bulk-Driven Feed-Forward Technique in 22nm CMOS

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20241023

A625 Written request for application examination (by other person)

Free format text: JAPANESE INTERMEDIATE CODE: A625

Effective date: 20241023

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20250922

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20251015

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20251016

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20251029

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20251127

R150 Certificate of patent or registration of utility model

Ref document number: 7783271

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150