JP7368511B2 - データ処理システム、データ転送装置およびコンテキストスイッチ方法 - Google Patents
データ処理システム、データ転送装置およびコンテキストスイッチ方法 Download PDFInfo
- Publication number
- JP7368511B2 JP7368511B2 JP2021575749A JP2021575749A JP7368511B2 JP 7368511 B2 JP7368511 B2 JP 7368511B2 JP 2021575749 A JP2021575749 A JP 2021575749A JP 2021575749 A JP2021575749 A JP 2021575749A JP 7368511 B2 JP7368511 B2 JP 7368511B2
- Authority
- JP
- Japan
- Prior art keywords
- application
- processing
- processing unit
- context
- executed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/61—Installation
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/461—Saving or restoring of program or task context
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/177—Initialisation or configuration control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W4/00—Services specially adapted for wireless communication networks; Facilities therefor
- H04W4/02—Services making use of location information
- H04W4/021—Services related to particular areas, e.g. point of interest [POI] services, venue services or geofences
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
- G06F9/3009—Thread control instructions
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30101—Special purpose registers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30105—Register structure
- G06F9/30116—Shadow registers, e.g. coupled registers, not forming part of the register space
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
- G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30141—Implementation provisions of register files, e.g. ports
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Computing Systems (AREA)
- Stored Programmes (AREA)
- Multi Processors (AREA)
- Image Processing (AREA)
- Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2020016144 | 2020-02-03 | ||
| JP2020016144 | 2020-02-03 | ||
| PCT/JP2021/002880 WO2021157448A1 (ja) | 2020-02-03 | 2021-01-27 | データ処理システム、データ転送装置およびコンテキストスイッチ方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2021157448A1 JPWO2021157448A1 (https=) | 2021-08-12 |
| JP7368511B2 true JP7368511B2 (ja) | 2023-10-24 |
Family
ID=77200629
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021575749A Active JP7368511B2 (ja) | 2020-02-03 | 2021-01-27 | データ処理システム、データ転送装置およびコンテキストスイッチ方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US11789714B2 (https=) |
| JP (1) | JP7368511B2 (https=) |
| CN (1) | CN114787775A (https=) |
| WO (1) | WO2021157448A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20230289212A1 (en) * | 2022-03-10 | 2023-09-14 | Nvidia Corporation | Flexible Migration of Executing Software Between Processing Components Without Need For Hardware Reset |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003271399A (ja) | 2002-01-09 | 2003-09-26 | Matsushita Electric Ind Co Ltd | プロセッサ及びプログラム実行方法 |
| JP2004185602A (ja) | 2002-12-05 | 2004-07-02 | Internatl Business Mach Corp <Ibm> | 割込み時のプロセッサのアーキテクチャ状態の管理 |
| JP2006351013A (ja) | 2005-06-15 | 2006-12-28 | Seiko Epson Corp | 電子装置において保存/リストア手順を行なうための方法及びシステム |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6180653A (ja) | 1984-09-28 | 1986-04-24 | Toshiba Corp | デイスクレコ−ド再生装置 |
| JPH0683614B2 (ja) | 1985-03-12 | 1994-10-26 | 井関農機株式会社 | コンバインに於ける刈取部の取付装置 |
| JPH0683614A (ja) * | 1992-09-01 | 1994-03-25 | Matsushita Electric Ind Co Ltd | マイクロコンピュータ |
| JPH06180653A (ja) | 1992-10-02 | 1994-06-28 | Hudson Soft Co Ltd | 割り込み処理方法および装置 |
| US5896141A (en) * | 1996-07-26 | 1999-04-20 | Hewlett-Packard Company | System and method for virtual device access in a computer system |
| US7904700B2 (en) * | 2008-03-10 | 2011-03-08 | International Business Machines Corporation | Processing unit incorporating special purpose register for use with instruction-based persistent vector multiplexer control |
| JP2012008767A (ja) * | 2010-06-24 | 2012-01-12 | Panasonic Corp | プロセッサ、再生装置及び処理装置 |
| US20120092351A1 (en) * | 2010-10-19 | 2012-04-19 | Apple Inc. | Facilitating atomic switching of graphics-processing units |
| CN102541769B (zh) * | 2010-12-13 | 2014-11-05 | 中兴通讯股份有限公司 | 一种存储器接口访问控制方法及装置 |
| WO2012147350A1 (ja) * | 2011-04-28 | 2012-11-01 | パナソニック株式会社 | 高画質化に関わる記録媒体、再生装置、記録装置、符号化方法、復号化方法 |
| CN105579959B (zh) * | 2013-09-24 | 2019-06-07 | 渥太华大学 | 硬件加速器虚拟化 |
| US10031770B2 (en) * | 2014-04-30 | 2018-07-24 | Intel Corporation | System and method of delayed context switching in processor registers |
| US10565466B2 (en) * | 2016-03-14 | 2020-02-18 | Kabushiki Kaisha Toshiba | Image processor and image processing method |
| US11127107B2 (en) * | 2019-09-30 | 2021-09-21 | Intel Corporation | Apparatus and method for real time graphics processing using local and cloud-based graphics processing resources |
-
2021
- 2021-01-27 WO PCT/JP2021/002880 patent/WO2021157448A1/ja not_active Ceased
- 2021-01-27 CN CN202180007057.2A patent/CN114787775A/zh active Pending
- 2021-01-27 JP JP2021575749A patent/JP7368511B2/ja active Active
- 2021-01-27 US US17/795,043 patent/US11789714B2/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003271399A (ja) | 2002-01-09 | 2003-09-26 | Matsushita Electric Ind Co Ltd | プロセッサ及びプログラム実行方法 |
| JP2004185602A (ja) | 2002-12-05 | 2004-07-02 | Internatl Business Mach Corp <Ibm> | 割込み時のプロセッサのアーキテクチャ状態の管理 |
| JP2006351013A (ja) | 2005-06-15 | 2006-12-28 | Seiko Epson Corp | 電子装置において保存/リストア手順を行なうための方法及びシステム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPWO2021157448A1 (https=) | 2021-08-12 |
| US20230090585A1 (en) | 2023-03-23 |
| WO2021157448A1 (ja) | 2021-08-12 |
| CN114787775A (zh) | 2022-07-22 |
| US11789714B2 (en) | 2023-10-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6086230B2 (ja) | 中央演算装置、情報処理装置、および仮想コア内レジスタ値取得方法 | |
| US10740146B2 (en) | Migrating virtual machines between compute systems by transmitting programmable logic accelerator state | |
| JP4322232B2 (ja) | 情報処理装置、プロセス制御方法、並びにコンピュータ・プログラム | |
| US10552202B2 (en) | Software-assisted instruction level execution preemption | |
| US6944850B2 (en) | Hop method for stepping parallel hardware threads | |
| US9632842B2 (en) | Exclusive access control method prohibiting attempt to access a shared resource based on average number of attempts and predetermined threshold | |
| CN111459623B (zh) | 应用程序恢复运行的方法、装置及计算机 | |
| JP2010050970A (ja) | 中央処理装置と画像処理装置との間で通信するための機器および方法 | |
| JP2004531841A (ja) | 時間アロケータを有するグラフィックレンダリングエンジンを用いる装置、方法及びシステム | |
| KR101901587B1 (ko) | 연성 실시간 운영체제의 실시간성을 확보하는 방법 및 장치 | |
| JP2004536395A (ja) | グラフィックコンテキストマネージャを有するグラフィックレンダリングエンジンを用いる装置、方法及びシステム | |
| US20130124838A1 (en) | Instruction level execution preemption | |
| JP2006099332A (ja) | 情報処理装置、プロセス制御方法、並びにコンピュータ・プログラム | |
| JP7368511B2 (ja) | データ処理システム、データ転送装置およびコンテキストスイッチ方法 | |
| TWI457828B (zh) | 執行緒陣列粒化執行的優先權計算 | |
| US20130132711A1 (en) | Compute thread array granularity execution preemption | |
| EP4634771A1 (en) | Inclusion of dedicated accelerators in graph nodes | |
| JP2009175960A (ja) | 仮想マルチプロセッサシステム | |
| US20250173198A1 (en) | Data processing system | |
| CN114691297A (zh) | 一种信息读写方法、电子设备、分布式系统以及程序产品 | |
| US6418540B1 (en) | State transfer with throw-away thread | |
| US11169857B2 (en) | System and method for reserving a portion of CPU time for host execution | |
| US12131199B2 (en) | Workgroup synchronization and processing | |
| CN111381887B (zh) | 在mvp处理器中进行图像运动补偿的方法、装置及处理器 | |
| CN114502245A (zh) | 数据处理系统、数据处理方法和计算机程序 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220712 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20230418 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20230615 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230711 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20231010 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20231012 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7368511 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |