JP7239099B2 - 3dネットワークオンチップのためのtsv誤り耐容ルータ装置 - Google Patents

3dネットワークオンチップのためのtsv誤り耐容ルータ装置 Download PDF

Info

Publication number
JP7239099B2
JP7239099B2 JP2017218953A JP2017218953A JP7239099B2 JP 7239099 B2 JP7239099 B2 JP 7239099B2 JP 2017218953 A JP2017218953 A JP 2017218953A JP 2017218953 A JP2017218953 A JP 2017218953A JP 7239099 B2 JP7239099 B2 JP 7239099B2
Authority
JP
Japan
Prior art keywords
router
tsv
routers
cluster
weight
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017218953A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019092020A5 (enrdf_load_stackoverflow
JP2019092020A (ja
Inventor
アブダラ アブデラゼク ベン
ナム カイン ダン
雅之 久田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AIZU LABORATORY, INC.
University of Aizu
Original Assignee
AIZU LABORATORY, INC.
University of Aizu
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AIZU LABORATORY, INC., University of Aizu filed Critical AIZU LABORATORY, INC.
Priority to JP2017218953A priority Critical patent/JP7239099B2/ja
Publication of JP2019092020A publication Critical patent/JP2019092020A/ja
Publication of JP2019092020A5 publication Critical patent/JP2019092020A5/ja
Application granted granted Critical
Publication of JP7239099B2 publication Critical patent/JP7239099B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Data Exchanges In Wide-Area Networks (AREA)
JP2017218953A 2017-11-14 2017-11-14 3dネットワークオンチップのためのtsv誤り耐容ルータ装置 Active JP7239099B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2017218953A JP7239099B2 (ja) 2017-11-14 2017-11-14 3dネットワークオンチップのためのtsv誤り耐容ルータ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017218953A JP7239099B2 (ja) 2017-11-14 2017-11-14 3dネットワークオンチップのためのtsv誤り耐容ルータ装置

Publications (3)

Publication Number Publication Date
JP2019092020A JP2019092020A (ja) 2019-06-13
JP2019092020A5 JP2019092020A5 (enrdf_load_stackoverflow) 2022-12-01
JP7239099B2 true JP7239099B2 (ja) 2023-03-14

Family

ID=66836708

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017218953A Active JP7239099B2 (ja) 2017-11-14 2017-11-14 3dネットワークオンチップのためのtsv誤り耐容ルータ装置

Country Status (1)

Country Link
JP (1) JP7239099B2 (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7277682B2 (ja) * 2019-07-03 2023-05-19 公立大学法人会津大学 3次元ネットワークオンチップによるスパイキングニューラルネットワーク

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170229381A1 (en) 2016-02-05 2017-08-10 Industry-Academic Cooperation Foundation, Yonsei University Three-dimensional integrated circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170229381A1 (en) 2016-02-05 2017-08-10 Industry-Academic Cooperation Foundation, Yonsei University Three-dimensional integrated circuit

Also Published As

Publication number Publication date
JP2019092020A (ja) 2019-06-13

Similar Documents

Publication Publication Date Title
US10681136B2 (en) Memory network methods, apparatus, and systems
US20190260504A1 (en) Systems and methods for maintaining network-on-chip (noc) safety and reliability
JP2023544288A (ja) データ処理エンジンアレイを有するマルチダイ集積回路
Dang et al. Scalable design methodology and online algorithm for TSV-cluster defects recovery in highly reliable 3D-NoC systems
Wang et al. A new cellular-based redundant TSV structure for clustered faults
Ebrahimi et al. Fault-tolerant method with distributed monitoring and management technique for 3D stacked meshes
CN105095148B (zh) 一种混合型三维片上网络
JP7239099B2 (ja) 3dネットワークオンチップのためのtsv誤り耐容ルータ装置
Taheri et al. Red: A reliable and deadlock-free routing for 2.5-d chiplet-based interposer networks
US9081891B2 (en) Reconfigurable crossbar networks
Taheri et al. Cool elevator: A thermal-aware routing algorithm for partially connected 3D NoCs
Rusu et al. Adaptive inter-layer message routing in 3D networks-on-chip
Hsieh et al. Fault-tolerant mesh for 3D network on chip
Latif et al. Partial virtual channel sharing: a generic methodology to enhance resource management and fault tolerance in networks-on-chip
Jiang et al. Fault-tolerant 3D-NoC architecture and design: Recent advances and challenges
Ouyang et al. A TSV fault-tolerant scheme based on failure classification in 3D-NoC
Abdallah et al. A low-overhead fault tolerant technique for TSV-based interconnects in 3D-IC systems
Salamat et al. CoBRA: Low cost compensation of TSV failures in 3D-NoC
Ebrahimi Reliable and adaptive routing algorithms for 2d and 3d networks-on-chip
Yang et al. A fault tolerance noc topology and adaptive routing algorithm
Rezaei et al. Fault-tolerant 3-D network-on-chip design using dynamic link sharing
Ben Abdallah 3D integration technology for multicore systems on-chip
Pasca et al. Configurable serial fault-tolerant link for communication in 3D integrated systems
JP2025508954A (ja) コンピュータシステム
Wu et al. Algorithms for reconfiguring NoC-based fault-tolerant multiprocessor arrays

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20201023

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20210630

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20210713

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210902

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220118

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220318

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20220809

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20221101

C60 Trial request (containing other claim documents, opposition documents)

Free format text: JAPANESE INTERMEDIATE CODE: C60

Effective date: 20221101

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20221101

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20221121

C21 Notice of transfer of a case for reconsideration by examiners before appeal proceedings

Free format text: JAPANESE INTERMEDIATE CODE: C21

Effective date: 20221122

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230124

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230221

R150 Certificate of patent or registration of utility model

Ref document number: 7239099

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150