JP7145780B2 - Excitation device and excitation method for synchronous machine - Google Patents

Excitation device and excitation method for synchronous machine Download PDF

Info

Publication number
JP7145780B2
JP7145780B2 JP2019027671A JP2019027671A JP7145780B2 JP 7145780 B2 JP7145780 B2 JP 7145780B2 JP 2019027671 A JP2019027671 A JP 2019027671A JP 2019027671 A JP2019027671 A JP 2019027671A JP 7145780 B2 JP7145780 B2 JP 7145780B2
Authority
JP
Japan
Prior art keywords
signal
value
current
synchronous machine
stabilized
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2019027671A
Other languages
Japanese (ja)
Other versions
JP2020137262A (en
Inventor
雅彦 柴田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Energy Systems and Solutions Corp
Original Assignee
Toshiba Corp
Toshiba Energy Systems and Solutions Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Energy Systems and Solutions Corp filed Critical Toshiba Corp
Priority to JP2019027671A priority Critical patent/JP7145780B2/en
Publication of JP2020137262A publication Critical patent/JP2020137262A/en
Application granted granted Critical
Publication of JP7145780B2 publication Critical patent/JP7145780B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Control Of Eletrric Generators (AREA)

Description

本発明の実施形態は、同期機の励磁装置および励磁方法に関する。 TECHNICAL FIELD Embodiments of the present invention relate to an excitation device and an excitation method for a synchronous machine.

同期機の励磁装置の機能の一つとして、電機子電流が同期機の耐量を超えないように制限する過電流制限機能がある。 One of the functions of the exciter of the synchronous machine is an overcurrent limiting function that limits the armature current so that it does not exceed the withstand capacity of the synchronous machine.

一般的な過電流制限機能は、遅相運転時には同期機の界磁電圧を低減し、逆に進相運転時には同期機の界磁電圧を増加させることで同期機の電機子電流を低減するようにしている。 A general overcurrent limit function reduces the armature current of the synchronous machine by reducing the field voltage of the synchronous machine during lagging operation and increasing the field voltage of the synchronous machine during leading operation. I have to.

特開昭５８－２１８８９９号公報JP-A-58-218899 特開平６－１３３５９９号公報JP-A-6-133599 特開平８－１１６６９７号公報JP-A-8-116697 特開平２０１８－００７４８４号公報JP-A-2018-007484

一般に、過電流制限機能は、電機子電流に対する電流制限設定値を示す信号（以下、「電機子電流制限設定信号ＩＬ」）と電機子電流（以下、「電機子電流Ｉｇ」）との偏差（＝ＩＬ－Ｉｇ）を示す信号（以下、「電機子電流偏差信号ΔＩｇ」）を用いて界磁電圧を増減することで電機子電流偏差信号ΔＩｇを０に近付ける機能であるが、進相運転時には－ΔＩｇ（＝Ｉｇ－ＩＬ）によって界磁電圧を増減するようになるため、電機子電流Ｉｇに含まれる有効電流の作用により負制動現象を引き起こす場合がある。 In general, the overcurrent limit function detects the deviation ( = IL-Ig) (hereinafter referred to as "armature current deviation signal ΔIg") is used to increase or decrease the field voltage to bring the armature current deviation signal ΔIg closer to 0. Since the field voltage is increased or decreased by -ΔIg (=Ig-IL), the action of the active current included in the armature current Ig may cause a negative damping phenomenon.

電機子電流Ｉｇは、有効電流（以下、「有効電流ＩＰ」）と無効電流（以下、「無効電流ＩＱ」）とを用いて次式で表される。 The armature current Ig is expressed by the following equation using an active current (hereinafter "active current IP") and a reactive current (hereinafter "reactive current IQ").

Ｉｇ＝（ＩＰ２＋ＩＱ２）１／２ …（１）
（１）式において電機子電流Ｉｇを有効電流ＩＰで偏微分すると次式が得られる。 Ig=(IP 2 +IQ 2 ) 1/2 (1)
By partially differentiating the armature current Ig with respect to the active current IP in the equation (1), the following equation is obtained.

∂Ｉｇ／∂ＩＰ＝１／２・２・ＩＰ・（ＩＰ２＋ＩＱ２）－１／２＝ＩＰ／Ｉｇ …（２）
（２）式より、電機子電流Ｉｇには有効電流ＩＰに比例して変化する成分が含まれることがわかる。 ∂Ig/∂IP=1/2·2·IP·(IP 2 +IQ 2 ) −1/2 =IP/Ig (2)
(2), it can be seen that the armature current Ig includes a component that varies in proportion to the active current IP.

同期機の励磁装置において、過電流制限制御を行う場合、電機子電流偏差信号ΔＩｇを増幅して励磁制御を行うことになるが、電機子電流に含まれる有効電流ＩＰに比例した信号で励磁制御を行うと、制御系の制動力が低下し制御系が不安定になる場合がある。特に進相領域で過電流制限制御を行う場合、有効電流ＩＰの増減に応じて励磁制御出力を増減することになるため、制御系が不安定になりやすい。 In the exciter of a synchronous machine, when performing overcurrent limit control, the armature current deviation signal ΔIg is amplified to perform excitation control. If you do, the braking force of the control system may decrease and the control system may become unstable. In particular, when overcurrent limit control is performed in the phase-leading region, the excitation control output is increased or decreased according to the increase or decrease in effective current IP, so the control system tends to become unstable.

本発明が解決しようとする課題は、同期機の励磁装置において過電流制限制御を行うに際して安定した制限制御を行うことができる、同期機の励磁装置および励磁方法を提供することにある。 SUMMARY OF THE INVENTION An object of the present invention is to provide an exciter and an excitation method for a synchronous machine that can perform stable limit control when overcurrent limit control is performed in the exciter for the synchronous machine.

実施形態に係る同期機の励磁装置は、同期機の交流出力電圧を電圧設定値に一致させるように調整する電圧調整手段と、前記同期機の電機子電流が予め定めた過電流設定値を超過したときに当該電機子電流を予め定めた電流制限設定値まで引戻すように制御する電機子電流制限手段とを備え、前記電機子電流制限手段は、前記同期機の有効電流信号を検出する有効電流検出手段と、前記同期機の電機子電流信号を検出する電機子電流検出手段と、前記有効電流信号の変化分を安定化信号として出力する安定化信号生成手段と、前記電機子電流信号の値から前記電流制限設定値を減算し更に前記安定化信号の値を減算して得られる値を安定化電流偏差信号として出力する安定化電流偏差信号生成手段と、前記安定化電流偏差信号および所定の信号のうちの低値の信号を選択し増幅して得られる信号を前記同期機の励磁強め信号として前記電圧調整手段に供給する増幅手段と、を備えており、前記安定化信号生成手段は、１段又は直列接続された複数段の不完全微分回路と、前記同期機の有効電流信号の値と電機子電流の値との比がゲインとして設定される増幅手段とを含む。 An excitation apparatus for a synchronous machine according to an embodiment includes voltage adjustment means for adjusting an AC output voltage of the synchronous machine so as to match a voltage set value, and an armature current for the synchronous machine that exceeds a predetermined overcurrent set value. and armature current limiting means for controlling the armature current to return to a predetermined current limit set value when the armature current is set to a predetermined current limit set value, wherein the armature current limiting means detects an effective current signal of the synchronous machine. current detection means; armature current detection means for detecting an armature current signal of the synchronous machine; stabilization signal generation means for outputting a change in the active current signal as a stabilization signal; stabilized current deviation signal generation means for outputting a value obtained by subtracting the current limit set value from the value and then subtracting the value of the stabilized signal as a stabilized current deviation signal; and an amplifying means for supplying a signal obtained by selecting and amplifying a low-value signal from the signals of to the voltage adjusting means as an excitation strengthening signal for the synchronous machine , wherein the stabilized signal generating means comprises , an imperfect differentiation circuit of one stage or a plurality of stages connected in series, and an amplifying means in which the ratio between the value of the active current signal and the value of the armature current of the synchronous machine is set as a gain .

本発明によれば、同期機の励磁装置において過電流制限制御を行うに際して安定した制限制御を行うことができる。 According to the present invention, stable limit control can be performed when overcurrent limit control is performed in an exciter of a synchronous machine.

第１の実施形態に係る同期機の励磁装置の構成を示す図。The figure which shows the structure of the excitation apparatus of the synchronous machine which concerns on 1st Embodiment. 同実施形態における電機子電流の制限作用について説明するための概念図。FIG. 4 is a conceptual diagram for explaining the armature current limiting action in the same embodiment. 第２の実施形態に係る同期機の励磁装置の構成を示す図。The figure which shows the structure of the excitation apparatus of the synchronous machine which concerns on 2nd Embodiment.

以下、実施の形態について、図面を参照して説明する。 Embodiments will be described below with reference to the drawings.

［第１の実施形態］
最初に、図１および図２を参照して、第１の実施形態について説明する。 [First embodiment]
First, a first embodiment will be described with reference to FIGS. 1 and 2. FIG.

（構成）
図１は、第１の実施形態に係る同期機の励磁装置の構成を示す図である。 (Constitution)
FIG. 1 is a diagram showing the configuration of an excitation device for a synchronous machine according to the first embodiment.

１は同期機であり、固定子鉄心に巻装された電機子巻線（または固定子巻線ともいう）１Ａと、回転子リムに固定された磁極鉄心に巻装された界磁巻線１Ｂとから構成され、界磁巻線１Ｂにはスリップリングおよびブラシからなる摺動接触部２を介して静止部側の励磁電源から界磁電流Ｉｆが供給されるようになっている。 A synchronous machine 1 includes an armature winding (also called a stator winding) 1A wound around a stator core and a field winding 1B wound around a pole core fixed to a rotor rim. A field current If is supplied to the field winding 1B from an excitation power source on the stationary portion side through a sliding contact portion 2 consisting of a slip ring and a brush.

同期機１の主回路において、３は同期機１で発生した電圧を系統電圧まで昇圧する主要変圧器であり、４は同期機１を電力系統５に連系する並列用遮断器である。 In the main circuit of the synchronous machine 1, 3 is a main transformer that boosts the voltage generated in the synchronous machine 1 to the system voltage, and 4 is a parallel circuit breaker that connects the synchronous machine 1 to the power system 5.

また、同期機１の界磁回路において、６は励磁用変圧器７を介して同期機１から供給される交流電力を整流して界磁巻線１Ｂに界磁電流Ｉｆを供給するためのサイリスタ整流器である。８は同期機１の交流出力電圧Ｖｇを目標値に一致させるように調整する自動電圧調整器（ＡＶＲ）である。 In the field circuit of the synchronous machine 1, a thyristor 6 rectifies the AC power supplied from the synchronous machine 1 via the excitation transformer 7 and supplies a field current If to the field winding 1B. Rectifier. 8 is an automatic voltage regulator (AVR) for adjusting the AC output voltage Vg of the synchronous machine 1 so as to match a target value.

自動電圧調整器８は、電圧検出器８Ａ、有効電力検出器８Ｂ、無効電力検出器８Ｃ、除算器８Ｄ、除算器８Ｅ、電流算出器８Ｆ、反限時タイマ８Ｇ、選択器８Ｈ、減算器８Ｊ、微分器８Ｋ、増幅器８Ｌ、減算器８Ｍ、減算器８Ｎ、低値選択器８Ｐ、増幅器８Ｑ、減算器８Ｒ、低値選択器８Ｓ、増幅器８Ｔ、電圧設定器８Ｕ、減算器８Ｖ、高値選択器８Ｗ、低値選択器８Ｘ、および電圧調整器８Ｙを有する。 The automatic voltage regulator 8 includes a voltage detector 8A, an active power detector 8B, a reactive power detector 8C, a divider 8D, a divider 8E, a current calculator 8F, an anti-time timer 8G, a selector 8H, a subtractor 8J, Differentiator 8K, amplifier 8L, subtractor 8M, subtractor 8N, low value selector 8P, amplifier 8Q, subtractor 8R, low value selector 8S, amplifier 8T, voltage setting device 8U, subtractor 8V, high value selector 8W , a low value selector 8X, and a voltage regulator 8Y.

電圧検出器８Ａは、計器用変圧器９を介して同期機１の交流出力電圧Ｖｇに比例する電圧を検出し、これを交流電圧検出値Ｖｇｄ（ＰＵ値）として出力する。 Voltage detector 8A detects a voltage proportional to AC output voltage Vg of synchronous machine 1 via voltage transformer 9, and outputs this as an AC voltage detection value Vgd (PU value).

有効電力検出器８Ｂは、計器用変圧器９と計器用変流器１０を介して同期機１の有効電力Ｐｇに比例する有効電力信号を検出し、これを有効電力検出値Ｐｇｄ（ＰＵ値）として出力する。 Active power detector 8B detects an active power signal proportional to active power Pg of synchronous machine 1 via instrument transformer 9 and instrument current transformer 10, and converts this to active power detection value Pgd (PU value). output as

無効電力検出器８Ｃは、計器用変圧器９と計器用変流器１０を介して同期機１の無効電力Ｑｇに比例する無効電力信号を検出し、これを無効電力検出値Ｑｇｄ（ＰＵ値）として出力する。 Reactive power detector 8C detects a reactive power signal proportional to reactive power Qg of synchronous machine 1 via instrument transformer 9 and instrument current transformer 10, and detects this as reactive power detection value Qgd (PU value). output as

除算器８Ｄは、有効電力検出値Ｐｇｄと交流電圧検出値Ｖｇｄとを入力し、有効電力検出値Ｐｇｄを交流電圧検出値Ｖｇｄで除して得られる値を有効電流信号ＩＰｄとして出力する。 Divider 8D inputs active power detection value Pgd and AC voltage detection value Vgd, and outputs a value obtained by dividing active power detection value Pgd by AC voltage detection value Vgd as active current signal IPd.

上述した電圧検出器８Ａ、有効電力検出器８Ｂ、および除算器８Ｄは、同期機１の有効電流ＩＰを有効電流信号ＩＰｄとして検出する有効電流検出手段を構成する。 The voltage detector 8A, the active power detector 8B, and the divider 8D described above constitute active current detection means for detecting the active current IP of the synchronous machine 1 as an active current signal IPd.

除算器８Ｅは、無効電力検出値Ｑｇｄと交流電圧検出値Ｖｇｄとを入力し、同期機１の無効電力検出値Ｑｇｄを交流電圧検出値Ｖｇｄで除して得られる値を無効電流信号ＩＱｄとして出力する。 Divider 8E inputs reactive power detection value Qgd and AC voltage detection value Vgd, and outputs a value obtained by dividing reactive power detection value Qgd of synchronous machine 1 by AC voltage detection value Vgd as reactive current signal IQd. do.

上述した電圧検出器８Ａ、無効電力検出器８Ｃ、および除算器８Ｅは、同期機１の無効電流ＩＱを無効電流信号ＩＱｄとして検出する無効電流検出手段を構成する。 The voltage detector 8A, reactive power detector 8C, and divider 8E described above constitute reactive current detection means for detecting the reactive current IQ of the synchronous machine 1 as a reactive current signal IQd.

電流算出器８Ｆは、有効電流信号ＩＰｄの値の自乗と無効電流信号ＩＱｄの値の自乗との和の平方根を算出し、これを同期機１の電機子電流Ｉｇに比例する電機子電流信号Ｉｇｄとして出力する。この電流算出器８Ｆは、上記電機子電流信号Ｉｇｄを検出する電機子電流検出手段を構成する。 A current calculator 8F calculates the square root of the sum of the square of the value of the active current signal IPd and the square of the value of the reactive current signal IQd. output as The current calculator 8F constitutes armature current detection means for detecting the armature current signal Igd.

反限時タイマ８Ｇは、電機子電流信号Ｉｇｄを入力し、電機子電流信号Ｉｇｄの値と予め定めた過電流設定値Ｉｏｃとの差分の積分値が予め定めた過電流限時設定値Ｔｏｃを超過した時に電流制限動作信号ＯＣをオン出力する。 The inverse time limit timer 8G receives the armature current signal Igd, and the integrated value of the difference between the value of the armature current signal Igd and the predetermined overcurrent set value Ioc exceeds the predetermined overcurrent time limit set value Toc. The current limiting operation signal OC is turned on at this time.

選択器８Ｈは、電流制限動作信号ＯＣを入力し、電流制限動作信号ＯＣがオフの時は制限設定１（瞬時電流制限設定値）を選択し、一方、電流制限動作信号ＯＣがオンの時は制限設定２（時限電流制限設定値）を選択し、選択した方を制限設定信号ＩＬとして出力する。 The selector 8H receives the current limiting operation signal OC, selects limit setting 1 (instantaneous current limit set value) when the current limiting operation signal OC is off, and selects limit setting 1 (instantaneous current limit setting value) when the current limiting operation signal OC is on. Limit setting 2 (timed current limit set value) is selected, and the selected one is output as limit setting signal IL.

なお、制限設定１には同期機１の電機子電流Ｉｇを瞬時に制限する場合の閾値が適用され、制限設定２には同期機１の電機子電流Ｉｇを過電流限時設定値Ｔｏｃによる遅延を持って制限する場合の閾値が適用される。過電流設定値Ｉｏｃは制限設定１よりも小さい値が設定され、制限設定２は過電流設定値Ｉｏｃよりも小さい値が設定される。すなわち、「制限設定２＜Ｉｏｃ＜制限設定１」の関係が成り立つように設定される。 Note that the limit setting 1 applies a threshold value for instantaneously limiting the armature current Ig of the synchronous machine 1, and the limit setting 2 applies a delay to the armature current Ig of the synchronous machine 1 by the overcurrent time limit set value Toc. Thresholds for holding and restricting are applied. The overcurrent set value Ioc is set to a value smaller than the limit setting 1, and the limit setting 2 is set to a value smaller than the overcurrent set value Ioc. That is, it is set so that the relationship of "limitation setting 2<Ioc<limitation setting 1" is established.

減算器８Ｊは、電機子電流信号Ｉｇｄと制限設定信号ＩＬとを入力し、電機子電流信号Ｉｇｄの値から制限設定信号ＩＬの値を減算して得られる値を電流偏差信号Ｉｅとして出力する。すなわち、減算器８Ｊは、同期機１の電機子電流Ｉｇに比例する電機子電流信号Ｉｇｄと電流を制限するレベルを示す制限設定信号ＩＬとを入力して、その差分を電流偏差信号Ｉｅとして出力する。 The subtractor 8J inputs the armature current signal Igd and the limit setting signal IL, and outputs a value obtained by subtracting the value of the limit setting signal IL from the value of the armature current signal Igd as the current deviation signal Ie. That is, the subtractor 8J receives the armature current signal Igd proportional to the armature current Ig of the synchronous machine 1 and the limit setting signal IL indicating the current limit level, and outputs the difference between them as the current deviation signal Ie. do.

微分器８Ｋは、有効電流信号ＩＰｄを入力し、有効電流信号ＩＰｄを不完全微分（inexact differential）して得られる値を有効電流偏差信号ｄＩＰとして出力する。 The differentiator 8K receives the active current signal IPd and outputs a value obtained by inexact differential of the active current signal IPd as the active current deviation signal dIP.

増幅器８Ｌは、有効電流偏差信号ｄＩＰを入力し、有効電流偏差信号ｄＩＰの値に所定のゲインを乗じて得られる値を安定化信号ＳＴＢとして出力する。 The amplifier 8L receives the active current deviation signal dIP and outputs a value obtained by multiplying the value of the active current deviation signal dIP by a predetermined gain as the stabilization signal STB.

上述した微分器８Ｋおよび増幅器８Ｌは、有効電流信号ＩＰｄの変化分（負制動現象の要因となる有効電流変動に比例する成分）を安定化信号ＳＴＢとして出力する安定化信号生成手段を構成する。 The above-described differentiator 8K and amplifier 8L constitute stabilization signal generation means for outputting a change in the active current signal IPd (a component proportional to the active current fluctuation that causes the negative braking phenomenon) as a stabilization signal STB.

減算器８Ｍは、電流偏差信号Ｉｅと安定化信号ＳＴＢとを入力し、電流偏差信号Ｉｅの値から安定化信号ＳＴＢの値を減算して得られる値を安定化電流偏差信号Ｉｅｓとして出力する。 The subtractor 8M receives the current deviation signal Ie and the stabilization signal STB, and outputs a value obtained by subtracting the value of the stabilization signal STB from the value of the current deviation signal Ie as the stabilized current deviation signal Ies.

上述した反限時タイマ８Ｇ、選択器８Ｈ、減算器８Ｊ、および減算器８Ｍは、電機子電流信号Ｉｇｄの値から制限設定１（瞬時電流制限設定値）または制限設定２の値（時限電流制限設定値）を減算し更に安定化信号ＳＴＢの値を減算して得られる値を安定化電流偏差信号Ｉｅｓとして出力する安定化電流偏差信号生成手段を構成する。 The inverse time timer 8G, the selector 8H, the subtractor 8J, and the subtractor 8M described above convert the value of the armature current signal Igd to the value of limit setting 1 (instantaneous current limit setting) or limit setting 2 (time limit current limit setting). value) and further subtracts the value of the stabilization signal STB to output a value obtained by subtracting the value of the stabilization signal STB as the stabilized current deviation signal Ies.

減算器８Ｎは、無効電力の進相側不感帯の境界として予め定めた閾値（進相側不感帯設定値）ＤＢ１と無効電力検出値Ｑｇｄとを入力し、進相側不感帯設定値ＤＢ１から無効電力検出値Ｑｇｄを減算して得られる値を進相側不感帯偏差信号ＤＢｅ１として出力する。 A subtractor 8N inputs a predetermined threshold value (advance-side dead band setting value) DB1 as a boundary of a dead band on the phase-advance side of reactive power and a reactive power detection value Qgd, and detects reactive power from the phase-advance-side dead band setting value DB1. A value obtained by subtracting the value Qgd is output as the phase leading side dead band deviation signal DBe1.

低値選択器８Ｐは、安定化電流偏差信号Ｉｅｓと進相側不感帯偏差信号ＤＢｅ１とを入力し、低値選択して得られる信号を進相側電流偏差信号Ｉｅｄとして出力する。 The low-value selector 8P receives the stabilized current deviation signal Ies and the lead-side dead band deviation signal DBe1, and outputs a signal obtained by selecting a low value as the lead-side current deviation signal Ied.

増幅器８Ｑは、進相側電流偏差信号Ｉｅｄを入力し、進相側電流偏差信号Ｉｅｄの値に所定の正のゲインを乗じて得られる値を進相側電流制限信号Ｉｌｄとして出力する。 The amplifier 8Q receives the leading current deviation signal Ied and outputs a value obtained by multiplying the value of the leading current deviation signal Ied by a predetermined positive gain as the leading current limiting signal Ild.

上述した低値選択器８Ｐおよび増幅器８Ｑは、安定化電流偏差信号Ｉｅｓおよび進相側不感帯偏差信号ＤＢｅ１のうちの低値の信号を選択し増幅して得られる進相側電流制限信号Ｉｌｄを同期機１の励磁強め信号として電圧調整手段８１の高値選択器８Ｗに供給する低値選択増幅手段を構成する。 The low-value selector 8P and the amplifier 8Q described above select and amplify the low-value signal from the stabilized current deviation signal Ies and the phase-advance dead band deviation signal DBe1, and synchronize the phase-advance current limit signal Ild. A low-value selection amplifying means for supplying the signal to the high-value selector 8W of the voltage adjusting means 81 as an excitation strengthening signal for the machine 1 is constructed.

減算器８Ｒは、無効電力検出値Ｑｇｄと無効電力の遅相側不感帯の境界として予め定めた閾値（遅相側不感帯設定値）ＤＢ２とを入力し、無効電力検出値Ｑｇｄから遅相側不感帯設定値ＤＢ２を減算して得られる値を遅相側不感帯偏差信号ＤＢｅ２として出力する。 The subtractor 8R inputs the reactive power detection value Qgd and a predetermined threshold value (lag-side dead band set value) DB2 as the boundary of the lag-side dead band of reactive power, and sets the lag-side dead band from the reactive power detection value Qgd. A value obtained by subtracting the value DB2 is output as the lag side dead band deviation signal DBe2.

低値選択器８Ｓは、電流偏差信号Ｉｅと遅相側不感帯偏差信号ＤＢｅ２とを入力し、低値選択して得られる信号を遅相側電流偏差信号Ｉｅｇとして出力する。 The low value selector 8S receives the current deviation signal Ie and the lag side dead band deviation signal DBe2, and outputs a signal obtained by selecting a low value as the lag side current deviation signal Ieg.

増幅器８Ｔは、遅相側電流偏差信号Ｉｅｇの値に所定の負のゲインを乗じて得られる値を遅相側電流制限信号Ｉｌｇとして出力する。 The amplifier 8T outputs a value obtained by multiplying the value of the lagging current deviation signal Ieg by a predetermined negative gain as the lagging current limiting signal Ilg.

上述した低値選択器８Ｓおよび増幅器８Ｔは、電流偏差信号Ｉｅおよび遅相側不感帯偏差信号ＤＢｅ２のうちの低値の信号を選択し符号反転増幅して得られる遅相側電流制限信号Ｉｌｇを同期機１の励磁弱め信号として電圧調整手段８１の低値選択器８Ｘに供給する低値選択増幅手段を構成する。 The low-value selector 8S and the amplifier 8T described above select a low-value signal from the current deviation signal Ie and the lag-side dead band deviation signal DBe2, and synchronize the lag-side current limit signal Ilg obtained by sign-inverting and amplifying it. A low-value selection amplifying means for supplying a low-value selector 8X of the voltage adjusting means 81 as an excitation weakening signal for the machine 1 is constructed.

電圧設定器８Ｕは、予め定めた電圧設定値Ｖｒを出力する。 The voltage setter 8U outputs a predetermined voltage set value Vr.

減算器８Ｖは、電圧設定値Ｖｒから交流電圧検出値Ｖｇｄを減算して得られる値を電圧偏差信号Ｖｅとして出力する。 The subtractor 8V outputs a value obtained by subtracting the AC voltage detection value Vgd from the voltage set value Vr as the voltage deviation signal Ve.

高値選択器８Ｗは、電圧偏差信号Ｖｅと進相側電流制限信号Ｉｌｄとを入力し、高値選択して得られる信号を電圧偏差信号Ｖｅ２として出力する。すなわち、高値選択器８Ｗは、高値選択して得られる信号を新たな電圧偏差信号として電圧調整器８Ｙ側へ供給する。 The high value selector 8W receives the voltage deviation signal Ve and the leading side current limit signal Ild, and outputs a signal obtained by selecting a high value as a voltage deviation signal Ve2. That is, the high-value selector 8W supplies a signal obtained by high-value selection to the voltage regulator 8Y side as a new voltage deviation signal.

低値選択器８Ｘは、電圧偏差信号Ｖｅ２と遅相側電流制限信号Ｉｌｇとを入力し、低値選択して得られる値を電圧偏差信号Ｖｅ３として出力する。すなわち、低値選択器８Ｘは、低値選択して得られる値を新たな電圧偏差信号として電圧調整器８Ｙ側へ供給する。 The low value selector 8X receives the voltage deviation signal Ve2 and the lagging current limit signal Ilg, and outputs a value obtained by selecting a low value as the voltage deviation signal Ve3. That is, the low value selector 8X supplies the value obtained by low value selection to the voltage regulator 8Y side as a new voltage deviation signal.

電圧調整器８Ｙは、電圧偏差信号Ｖｅ３を入力し、電圧偏差信号Ｖｅ３を増幅した位相制御信号αに応じたタイミングでサイリスタ整流器６のゲート信号Ｐを出力する。すなわち、電圧調整器８Ｙは、電圧偏差信号Ｖｅ３が０になるように、サイリスタ整流器６へ供給するゲート信号Ｐのタイミングを制御する。 The voltage regulator 8Y receives the voltage deviation signal Ve3 and outputs the gate signal P of the thyristor rectifier 6 at a timing corresponding to the phase control signal α obtained by amplifying the voltage deviation signal Ve3. That is, the voltage regulator 8Y controls the timing of the gate signal P supplied to the thyristor rectifier 6 so that the voltage deviation signal Ve3 becomes zero.

図１において、８１は、同期機１の交流出力電圧Ｖｇを目標値に一致させるように調整する電圧調整機能の基本部分（電圧調整手段）であり、上述した電圧設定器８Ｕ、減算器８Ｖ、高値選択器８Ｗ、低値選択器８Ｘ、および電圧調整器８Ｙを含む。 In FIG. 1, reference numeral 81 denotes a basic part (voltage adjusting means) of a voltage adjusting function for adjusting the AC output voltage Vg of the synchronous machine 1 so as to match a target value. It includes a high value selector 8W, a low value selector 8X and a voltage regulator 8Y.

一方、８０は、例えば同期機１の電機子電流Ｉｇの値が過電流設定値Ｉｏｃを超過したときに当該電機子電流を制限設定２（時限電流制限設定値）まで引戻すように制御する過電流制限機能等を実現する部分（電機子電流制限手段）であり、上述した電圧検出器８Ａ、有効電力検出器８Ｂ、無効電力検出器８Ｃ、除算器８Ｄ、除算器８Ｅ、電流算出器８Ｆ、反限時タイマ８Ｇ、選択器８Ｈ、減算器８Ｊ、微分器８Ｋ、増幅器８Ｌ、減算器８Ｍ、減算器８Ｎ、低値選択器８Ｐ、増幅器８Ｑ、減算器８Ｒ、低値選択器８Ｓ、および増幅器８Ｔを含む。 On the other hand, 80 controls to pull back the armature current to limit setting 2 (timed current limit set value) when the value of the armature current Ig of the synchronous machine 1 exceeds the overcurrent set value Ioc, for example. A portion (armature current limiting means) that implements a current limiting function, etc., and includes the voltage detector 8A, active power detector 8B, reactive power detector 8C, divider 8D, divider 8E, current calculator 8F, Inverse timer 8G, selector 8H, subtractor 8J, differentiator 8K, amplifier 8L, subtractor 8M, subtractor 8N, low value selector 8P, amplifier 8Q, subtractor 8R, low value selector 8S, and amplifier 8T including.

なお、上述した進相側不感帯設定値ＤＢ１には、それより遅相側では電機子電流制限を作動させない無効電力値が設定され、遅相側不感帯設定値ＤＢ２には、それより進相側では電機子電流制限を作動させない無効電力値が設定される。 A reactive power value that does not activate the armature current limit on the phase lagging side is set in the above-mentioned leading phase dead band setting value DB1, and a lagging phase side dead band setting value DB2 on the phase leading side is set to A reactive power value is set that does not activate the armature current limit.

また、微分器８Ｋは、１段又は直列接続された複数段の不完全微分回路を装備するものとするが、入力信号の直流成分を除去して変化分を出力する機能を有するものであれば、いかなる回路を用いて構成しても良い。 In addition, the differentiator 8K is assumed to be equipped with one stage or a plurality of stages of incomplete differentiation circuits connected in series. , any circuit may be used.

また、増幅器８Ｌの増幅ゲインとしては、任意の固定値が設定されてもよいが、有効電流信号ＩＰｄの値と電機子電流信号Ｉｇｄの値との比が設定されてもよい。例えば、増幅器８Ｌの増幅ゲインとして、（２）式からもわかるようにＩＰ／Ｉｇ（すなわち、ＩＰｄ／Ｉｇｄ）を設定すれば、電機子電流信号Ｉｇｄに含まれる有効電流変動に比例する成分を除去できる。増幅器８Ｌの増幅ゲインには、１倍または、それより小さい値が設定される。 An arbitrary fixed value may be set as the amplification gain of the amplifier 8L, but the ratio between the value of the effective current signal IPd and the value of the armature current signal Igd may be set. For example, if IP/Ig (that is, IPd/Igd) is set as the amplification gain of the amplifier 8L as can be seen from the equation (2), the component proportional to the active current fluctuation contained in the armature current signal Igd is removed. can. The amplification gain of the amplifier 8L is set to 1 or a smaller value.

（作用）
図１の構成において、並列用遮断器４が投入され、同期機１が電力系統５と並列運転している状態において、電機子電流信号Ｉｇｄが制限設定２を下回っていれば電流偏差信号Ｉｅが負の値となるため、進相側電流制限信号Ｉｌｄは負の値を示し、遅相側電流制限信号Ｉｌｇは正の値を示す。このとき高値選択器８Ｗおよび低値選択器８Ｘでは電圧偏差信号Ｖｅが選択され、電圧偏差信号Ｖｅ３として電圧調整器８Ｙに入力される。電圧調整器８Ｙは電圧偏差信号Ｖｅ３が０になるようにゲート信号Ｐのタイミングを制御するので、結果的に交流電圧検出値Ｖｇｄが電圧設定値Ｖｒと一致するように同期機１の交流出力電圧Ｖｇが制御される。 (action)
In the configuration of FIG. 1, when the parallel circuit breaker 4 is turned on and the synchronous machine 1 is operating in parallel with the power system 5, if the armature current signal Igd is below the limit setting 2, the current deviation signal Ie is Since it has a negative value, the leading-phase current limiting signal Ild exhibits a negative value, and the lagging-phase current limiting signal Ilg exhibits a positive value. At this time, the voltage deviation signal Ve is selected by the high value selector 8W and the low value selector 8X, and is input to the voltage regulator 8Y as the voltage deviation signal Ve3. Since the voltage regulator 8Y controls the timing of the gate signal P so that the voltage deviation signal Ve3 becomes 0, as a result, the AC output voltage of the synchronous machine 1 is adjusted so that the AC voltage detection value Vgd coincides with the voltage setting value Vr. Vg is controlled.

図２は、同期機１の電機子電流Ｉｇを制限する作用について説明するための概念図である。図２では横軸を有効電流ＩＰ、縦軸を無効電流ＩＱとして同期機１の運転点を示しており、本例では過電流設定値Ｉｏｃを１．０５ＰＵ、制限設定２を１．０ＰＵ、進相側不感帯設定値ＤＢ１を－０．１ＰＵ、遅相側不感帯設定値ＤＢ２を０．３ＰＵとしている。
ここでは４つのケースを挙げて説明する。 FIG. 2 is a conceptual diagram for explaining the action of limiting the armature current Ig of the synchronous machine 1. As shown in FIG. In FIG. 2, the horizontal axis represents the active current IP, and the vertical axis represents the reactive current IQ. The phase-side dead band set value DB1 is set to -0.1 PU, and the lag-side dead band set value DB2 is set to 0.3 PU.
Four cases will be described here.

・「ケース１」
同期機１の電機子電流Ｉｇが増加し、図２中の運転点Ａに到達したとする。このとき、電機子電流信号Ｉｇｄの値が過電流設定値Ｉｏｃを超過するので、その差分の積分値が過電流限時設定値Ｔｏｃを超過した時点で電流制限動作信号ＯＣがオン出力され、制限設定１に代えて制限設定２が制限設定信号ＩＬとして出力され、これにより電機子電流信号Ｉｇｄと制限設定信号ＩＬとの差分である電流偏差信号Ｉｅが正の値となる。 ・"Case 1"
Assume that the armature current Ig of the synchronous machine 1 increases and reaches the operating point A in FIG. At this time, since the value of the armature current signal Igd exceeds the overcurrent set value Ioc, the current limit operation signal OC is turned on when the integrated value of the difference exceeds the overcurrent time limit set value Toc, and the limit is set. Instead of 1, limit setting 2 is output as limit setting signal IL, whereby current deviation signal Ie, which is the difference between armature current signal Igd and limit setting signal IL, takes a positive value.

運転点Ａでは進相側不感帯偏差信号ＤＢｅ１（＝ＤＢ１－Ｑｇｄ）も正の値であるため、低値選択器８Ｐにより低値選択して得られる進相側電流偏差信号Ｉｅｄ、および増幅器８Ｑで増幅された進相側電流制限信号Ｉｌｄも正の値となる。 At the operating point A, the lead-side dead band deviation signal DBe1 (=DB1-Qgd) is also a positive value. The amplified phase leading side current limiting signal Ild also takes a positive value.

結果的に、高値選択器８Ｗにより進相側電流制限信号Ｉｌｄが電圧偏差信号Ｖｅ２として選択され、電圧調整器８Ｙが界磁電流Ｉｆを増加させるため、交流出力電圧Ｖｇや無効電流ＩＱも増加する。有効電流ＩＰは、有効電力Ｐｇが一定の場合、交流出力電圧Ｖｇの増加に伴い減少する。 As a result, the leading side current limit signal Ild is selected as the voltage deviation signal Ve2 by the high-value selector 8W, and the voltage regulator 8Y increases the field current If, so that the AC output voltage Vg and the reactive current IQ also increase. . Active current IP decreases as AC output voltage Vg increases when active power Pg is constant.

本ケースでは、進相側不感帯偏差信号ＤＢｅ１が０になる前に電流偏差信号Ｉｅが０に到達するので、電機子電流Ｉｇが制限設定２に到達した時点、すなわち運転点Ａ’で増幅器８Ｑが出力する進相側電流制限信号Ｉｌｄが０となって定常状態に落ち着く。 In this case, the current deviation signal Ie reaches 0 before the lead-side dead band deviation signal DBe1 becomes 0. Therefore, when the armature current Ig reaches the limit setting 2, that is, at the operating point A', the amplifier 8Q The leading-phase current limiting signal Ild to be output becomes 0, and the steady state is established.

上記説明において、低値選択器８Ｐの入力信号の一つは、電流偏差信号Ｉｅの値から安定化信号ＳＴＢの値を減算して得られる安定化電流偏差信号Ｉｅｓであるが、定常状態に落ち着いた後の安定化信号ＳＴＢの値は０になるため、安定化信号ＳＴＢによって定常状態に落ち着いた後の運転点が変わることはない。 In the above description, one of the input signals of the low value selector 8P is the stabilized current deviation signal Ies obtained by subtracting the value of the stabilized signal STB from the value of the current deviation signal Ie. Since the value of the stabilization signal STB after this is 0, the operating point does not change after the stabilization signal STB stabilizes the steady state.

一方、電機子電流制限動作中は、安定化電流偏差信号Ｉｅｓを増幅した信号で励磁制御が行われているが、安定化信号ＳＴＢによって負制動現象の要因となる有効電流変動に比例する成分が電流偏差信号Ｉｅから除去されるため、電機子電流制限動作中も負制動現象を起こすことなく安定な運転が行える。 On the other hand, during the armature current limiting operation, excitation control is performed by a signal obtained by amplifying the stabilized current deviation signal Ies. Since it is removed from the current deviation signal Ie, stable operation can be performed without causing a negative braking phenomenon even during the armature current limiting operation.

・「ケース２」
別のケースとして、同期機１の電機子電流Ｉｇが増加し、図２中の運転点Ｂに到達したとする。この場合も、運転点Ａのケースと同様の作用となるが、電流偏差信号Ｉｅが０になる前に進相側不感帯偏差信号ＤＢｅ１が０に到達するので、無効電力Ｑｇが進相側不感帯設定値ＤＢ１に到達した時点、すなわち運転点Ｂ’で増幅器８Ｑが出力する進相側電流制限信号Ｉｌｄが０となって定常状態に落ち着く。 ・"Case 2"
As another case, assume that the armature current Ig of the synchronous machine 1 increases and reaches the operating point B in FIG. In this case as well, the operation is the same as in the case of the operating point A. However, since the lead-side dead band deviation signal DBe1 reaches 0 before the current deviation signal Ie reaches 0, the reactive power Qg is set to the lead-side dead band. When the value DB1 is reached, that is, at the operating point B', the leading side current limiting signal Ild output from the amplifier 8Q becomes 0 and the steady state is established.

本ケースでは、無効電力偏差信号（ＤＢ１－Ｑｇ）を増幅した信号で励磁制御が行われているので、ゲインを適切に設定していれば負制動現象は発生しない。 In this case, since the excitation control is performed by the signal obtained by amplifying the reactive power deviation signal (DB1-Qg), the negative damping phenomenon does not occur if the gain is appropriately set.

・「ケース３」
次に、遅相運転のケースとして、同期機１の電機子電流Ｉｇが増加し、図２中の運転点Ｃに到達したとする。このとき、電機子電流信号Ｉｇｄの値が過電流設定値Ｉｏｃを超過するので、その差分の積分値が過電流限時設定値Ｔｏｃを超過した時点で電流制限動作信号ＯＣがオン出力され、制限設定１に代えて制限設定２が制限設定信号ＩＬとして出力され、これにより電機子電流信号Ｉｇｄと制限設定信号ＩＬとの差分である電流偏差信号Ｉｅが正の値となる。 ・"Case 3"
Next, as a case of lagging phase operation, assume that the armature current Ig of the synchronous machine 1 increases and reaches the operating point C in FIG. At this time, since the value of the armature current signal Igd exceeds the overcurrent set value Ioc, the current limit operation signal OC is turned on when the integrated value of the difference exceeds the overcurrent time limit set value Toc, and the limit is set. Instead of 1, limit setting 2 is output as limit setting signal IL, whereby current deviation signal Ie, which is the difference between armature current signal Igd and limit setting signal IL, takes a positive value.

運転点Ｃでは遅相側不感帯偏差信号ＤＢｅ２（＝Ｑｇｄ－ＤＢ２）も正の値であるため、低値選択器８Ｓにより低値選択して得られる遅相側電流偏差信号Ｉｅｇは正の値となり、増幅器８Ｔにより負のゲインで増幅された遅相側電流制限信号Ｉｌｇは負の値となる。 At the operating point C, the lag side dead band deviation signal DBe2 (=Qgd-DB2) is also a positive value, so the lag side current deviation signal Ieg obtained by selecting a low value by the low value selector 8S becomes a positive value. , the lagging current limiting signal Ilg amplified with a negative gain by the amplifier 8T becomes a negative value.

結果的に、低値選択器８Ｘにより遅相側電流制限信号Ｉｌｇが電圧偏差信号Ｖｅ３として選択され、電圧調整器８Ｙが界磁電流Ｉｆを減少させるため、交流出力電圧Ｖｇや無効電流ＩＱも減少する。有効電流ＩＰは、有効電力Ｐｇが一定の場合、交流出力電圧Ｖｇの減少に伴い増加する。 As a result, the low-value selector 8X selects the slow-phase current limit signal Ilg as the voltage deviation signal Ve3, and the voltage regulator 8Y reduces the field current If, so that the AC output voltage Vg and reactive current IQ also decrease. do. Active current IP increases as AC output voltage Vg decreases when active power Pg is constant.

本ケースでは、遅相側不感帯偏差信号ＤＢｅ２が０になる前に電流偏差信号Ｉｅが０に到達するので、電機子電流Ｉｇが制限設定２に到達した時点、すなわち運転点Ｃ’で増幅器８Ｔが出力する遅相側電流制限信号Ｉｌｇが０となって定常状態に落ち着く。また、本ケースでは、電流偏差信号Ｉｅに含まれる電機子電流Ｉｇを符号反転した信号で励磁制御が行われるため、電機子電流Ｉｇに含まれる有効電流変動分が正の制動力として作用することになり、負制動現象は発生しない。 In this case, the current deviation signal Ie reaches 0 before the lagging dead band deviation signal DBe2 becomes 0. Therefore, when the armature current Ig reaches the limit setting 2, that is, at the operating point C', the amplifier 8T The delayed phase side current limiting signal Ilg to be output becomes 0, and the steady state is established. Further, in this case, since the excitation control is performed by a signal obtained by inverting the sign of the armature current Ig included in the current deviation signal Ie, the active current variation included in the armature current Ig acts as a positive braking force. , and the negative braking phenomenon does not occur.

・「ケース４」
別のケースとして、同期機１の電機子電流Ｉｇが増加し、図２中の運転点Ｄに到達したとする。この場合も、運転点Ｃのケースと同様の作用となるが、電流偏差信号Ｉｅが０になる前に遅相側不感帯偏差信号ＤＢｅ２が０に到達するので、無効電力Ｑｇが遅相側不感帯設定値ＤＢ２に到達した時点、すなわち運転点Ｄ’で増幅器８Ｔが出力する遅相側電流制限信号Ｉｌｇが０となって定常状態に落ち着く。 ・"Case 4"
As another case, assume that the armature current Ig of the synchronous machine 1 increases and reaches the operating point D in FIG. In this case as well, the operation is the same as in the case of the operating point C, but since the lagging phase side dead band deviation signal DBe2 reaches 0 before the current deviation signal Ie reaches 0, the reactive power Qg is set to the lagging phase side dead band. When the value DB2 is reached, that is, at the operating point D', the slow-phase side current limiting signal Ilg output from the amplifier 8T becomes 0 and the steady state is established.

本ケースでは、無効電力偏差信号（ＤＢ２－Ｑｇ）を増幅した信号で励磁制御が行われているので、ゲインを適切に設定していれば負制動現象は発生しない。 In this case, since excitation control is performed by a signal obtained by amplifying the reactive power deviation signal (DB2-Qg), the negative damping phenomenon does not occur if the gain is appropriately set.

（効果）
第１の実施形態によれば、励磁強め動作によって電機子電流制限制御を行う場合に、電流偏差信号Ｉｅに含まれる有効電流変動成分を安定化信号ＳＴＢによって除去することで、電機子電流制限制御中の負制動現象を防止し、安定した制限制御を実現することができる。 (effect)
According to the first embodiment, when the armature current limit control is performed by the excitation strengthening operation, the effective current fluctuation component included in the current deviation signal Ie is removed by the stabilization signal STB, thereby performing the armature current limit control. It is possible to prevent the negative braking phenomenon in the middle and realize stable limit control.

［第２の実施形態］
次に、図３を参照して第２の実施形態について説明する。 [Second embodiment]
Next, a second embodiment will be described with reference to FIG.

（構成）
図３は、第２の実施形態に係る同期機の励磁装置の構成を示す図である。 (Constitution)
FIG. 3 is a diagram showing the configuration of an excitation device for a synchronous machine according to the second embodiment.

第２の実施形態は、上述した第１の実施形態（図１）において、自動電圧調整器８を自動電圧調整器８’に置き換えたものである。自動電圧調整器８との相違点は、増幅器８Ｌの代わりに、増幅器８Ｌ’を備えている点にある。 The second embodiment replaces the automatic voltage regulator 8 with an automatic voltage regulator 8' in the first embodiment (FIG. 1) described above. A difference from the automatic voltage regulator 8 is that an amplifier 8L' is provided instead of the amplifier 8L.

増幅器８Ｌ’は、有効電流偏差信号ｄＩＰと有効電流信号ＩＰｄと電機子電流信号Ｉｇｄとを入力し、有効電流偏差信号ｄＩＰの値に有効電流信号ＩＰｄの値と電機子電流信号Ｉｇｄの値との比を乗算して得られる安定化信号ＳＴＢを出力する。増幅器８Ｌ’の増幅ゲインには、有効電流信号ＩＰｄの値と電機子電流信号Ｉｇｄの値との比が適用される。 The amplifier 8L' receives the active current deviation signal dIP, the active current signal IPd, and the armature current signal Igd, and the value of the active current deviation signal dIP is the value of the active current signal IPd and the value of the armature current signal Igd. Output a stabilized signal STB obtained by multiplying the ratio. The ratio between the value of the active current signal IPd and the value of the armature current signal Igd is applied to the amplification gain of the amplifier 8L'.

（作用）
第１の実施形態との相違点は、増幅器８Ｌ’のゲインを運転状態に応じて可変にしたことにある。 (action)
A difference from the first embodiment is that the gain of the amplifier 8L' is made variable according to the operating state.

前述したように、増幅器８Ｌ’の増幅ゲインは（２）式に示されるＩＰ／Ｉｇ（すなわち、ＩＰｄ／Ｉｇｄ）に設定される。これにより、電機子電流Ｉｇに含まれる有効電流変動に比例する成分が除去される。 As described above, the amplification gain of the amplifier 8L' is set to IP/Ig (that is, IPd/Igd) shown in equation (2). As a result, the component proportional to the active current fluctuation included in the armature current Ig is removed.

従って、増幅器８Ｌ’は、同期機１の運転状態が変化しても、電機子電流信号Ｉｇｄに含まれる有効電流変動成分を除去するのに必要十分な大きさの安定化信号ＳＴＢを生成する。 Therefore, even if the operating state of the synchronous machine 1 changes, the amplifier 8L' generates the stabilization signal STB having a necessary and sufficient magnitude to remove the active current fluctuation component contained in the armature current signal Igd.

（効果）
第２の実施形態によれば、第１の実施形態の効果に加え、励磁強め動作によって電機子電流制限制御を行う場合に、あらゆる運転状態において、電流偏差信号Ｉｅに含まれる有効電流変動成分を必要十分な大きさの安定化信号ＳＴＢによって除去できるため、電機子電流制限制御中の負制動現象を防止し、安定した制限制御を実現することができる。 (effect)
According to the second embodiment, in addition to the effects of the first embodiment, when armature current limit control is performed by excitation strengthening operation, the active current fluctuation component included in the current deviation signal Ie is reduced in all operating states. Since it can be removed by the stabilizing signal STB having a necessary and sufficient magnitude, it is possible to prevent the negative damping phenomenon during the armature current limit control and realize stable limit control.

以上詳述したように、各実施形態によれば、同期機の励磁装置において過電流制限制御を行うに際し、安定した制限制御を行うことができる。 As described in detail above, according to each embodiment, stable limit control can be performed when overcurrent limit control is performed in the excitation device of the synchronous machine.

本発明のいくつかの実施形態を説明したが、これらの実施形態は、例として提示したものであり、発明の範囲を限定することは意図していない。これら新規な実施形態は、その他の様々な形態で実施されることが可能であり、発明の要旨を逸脱しない範囲で、種々の省略、置き換え、変更を行うことができる。これら実施形態やその変形は、発明の範囲や要旨に含まれるとともに、特許請求の範囲に記載された発明とその均等の範囲に含まれる。 While several embodiments of the invention have been described, these embodiments have been presented by way of example and are not intended to limit the scope of the invention. These novel embodiments can be implemented in various other forms, and various omissions, replacements, and modifications can be made without departing from the scope of the invention. These embodiments and modifications thereof are included in the scope and gist of the invention, and are included in the scope of the invention described in the claims and equivalents thereof.

１…同期機、１Ａ…電機子巻線、１Ｂ…界磁巻線、２…摺動接触部、３…主要変圧器、４…並列用遮断器、５…電力系統、６…サイリスタ整流器、７…励磁用変圧器、８…自動電圧調整器、８’…自動電圧調整器、８Ａ…電圧検出器、８Ｂ…有効電力検出器、８Ｃ…無効電力検出器、８Ｄ…除算器、８Ｅ…除算器、８Ｆ…電流算出器、８Ｇ…反限時タイマ、８Ｈ…選択器、８Ｊ…減算器、８Ｋ…微分器、８Ｌ…増幅器、８Ｌ’…増幅器、８Ｍ…減算器、８Ｎ…減算器、８Ｐ…低値選択器、８Ｑ…増幅器、８Ｒ…減算器、８Ｓ…低値選択器、８Ｔ…増幅器、８Ｕ…電圧設定器、８Ｖ…減算器、８Ｗ…高値選択器、８Ｘ…低値選択器、８Ｙ…電圧調整器、９…計器用変圧器、１０…計器用変流器、８０…電機子電流制限手段、８１…電圧調整手段。 DESCRIPTION OF SYMBOLS 1... Synchronous machine 1A... Armature winding 1B... Field winding 2... Sliding contact part 3... Main transformer 4... Parallel circuit breaker 5... Power system 6... Thyristor rectifier 7 Transformer for excitation 8 Automatic voltage regulator 8′ Automatic voltage regulator 8A Voltage detector 8B Active power detector 8C Reactive power detector 8D Divider 8E Divider , 8F... current calculator, 8G... anti-time timer, 8H... selector, 8J... subtractor, 8K... differentiator, 8L... amplifier, 8L'... amplifier, 8M... subtractor, 8N... subtractor, 8P... low Value selector 8Q Amplifier 8R Subtractor 8S Low value selector 8T Amplifier 8U Voltage setting device 8V Subtractor 8W High value selector 8X Low value selector 8Y Voltage regulator 9... Instrument transformer 10... Instrument current transformer 80... Armature current limiting means 81... Voltage adjusting means.

Claims (4)

同期機の交流出力電圧を電圧設定値に一致させるように調整する電圧調整手段と、前記同期機の電機子電流が予め定めた過電流設定値を超過したときに当該電機子電流を予め定めた電流制限設定値まで引戻すように制御する電機子電流制限手段とを備え、
前記電機子電流制限手段は、
前記同期機の有効電流信号を検出する有効電流検出手段と、
前記同期機の電機子電流信号を検出する電機子電流検出手段と、
前記有効電流信号の変化分を安定化信号として出力する安定化信号生成手段と、
前記電機子電流信号の値から前記電流制限設定値を減算し更に前記安定化信号の値を減算して得られる値を安定化電流偏差信号として出力する安定化電流偏差信号生成手段と、
前記安定化電流偏差信号および所定の信号のうちの低値の信号を選択し増幅して得られる信号を前記同期機の励磁強め信号として前記電圧調整手段に供給する増幅手段と、
を備えており、
前記安定化信号生成手段は、１段又は直列接続された複数段の不完全微分回路と、前記同期機の有効電流信号の値と電機子電流の値との比がゲインとして設定される増幅手段とを含む、同期機の励磁装置。 voltage adjustment means for adjusting the AC output voltage of the synchronous machine so as to match the voltage set value; Armature current limiting means for controlling to pull back to the current limit set value,
The armature current limiting means comprises:
active current detection means for detecting an active current signal of the synchronous machine;
armature current detection means for detecting an armature current signal of the synchronous machine;
stabilized signal generation means for outputting a change in the active current signal as a stabilized signal;
stabilized current deviation signal generating means for outputting a value obtained by subtracting the current limit set value from the value of the armature current signal and further subtracting the value of the stabilized signal as a stabilized current deviation signal;
amplifying means for supplying a signal obtained by selecting and amplifying a low-value signal from the stabilized current deviation signal and the predetermined signal to the voltage adjusting means as an excitation strengthening signal for the synchronous machine;
and
The stabilizing signal generating means includes a single stage or a plurality of stages of incomplete differentiation circuits connected in series, and an amplifying means in which the ratio between the value of the active current signal and the value of the armature current of the synchronous machine is set as a gain. exciter for a synchronous machine, including 同期機の交流出力電圧を電圧設定値に一致させるように調整する電圧調整手段と、前記同期機の電機子電流が予め定めた過電流設定値を超過したときに当該電機子電流を予め定めた電流制限設定値まで引戻すように制御する電機子電流制限手段とを備え、
前記電機子電流制限手段は、
前記同期機の無効電力から無効電力検出値を得る無効電力検出手段と、
前記同期機の有効電流信号を検出する有効電流検出手段と、
前記同期機の電機子電流信号を検出する電機子電流検出手段と、
前記有効電流信号の変化分を安定化信号として出力する安定化信号生成手段と、
前記電機子電流信号の値から前記電流制限設定値を減算して得られる値を電流偏差信号として出力する電流偏差信号生成手段と、
前記電流偏差信号の値から前記安定化信号の値を減算して得られる値を安定化電流偏差信号として出力する安定化電流偏差信号生成手段と、
前記無効電力の進相側不感帯の境界として予め定めた進相側不感帯設定値から前記無効電力検出値を減算して得られる値を進相側不感帯偏差信号として出力する減算手段と、
前記安定化電流偏差信号および前記進相側不感帯偏差信号のうちの低値の信号を選択し増幅して得られる遅相側電流制限信号を前記同期機の励磁強め信号として前記電圧調整手段に供給する低値選択増幅手段と、
前記無効電力検出値から前記無効電力の遅相側不感帯の境界として予め定めた遅相側不感帯設定値を減算して得られる値を遅相側不感帯偏差信号として出力する減算手段と、
前記電流偏差信号および前記遅相側不感帯偏差信号のうちの低値の信号を選択し符号反転増幅して得られる遅相側電流制限信号を前記同期機の励磁弱め信号として前記電圧調整手段に供給する低値選択増幅手段と、
を備えており、
前記安定化信号生成手段は、１段又は直列接続された複数段の不完全微分回路と、前記同期機の有効電流信号の値と電機子電流の値との比がゲインとして設定される増幅手段とを含む、同期機の励磁装置。 voltage adjustment means for adjusting the AC output voltage of the synchronous machine so as to match the voltage set value; Armature current limiting means for controlling to pull back to the current limit set value,
The armature current limiting means comprises:
reactive power detection means for obtaining a reactive power detection value from the reactive power of the synchronous machine;
active current detection means for detecting an active current signal of the synchronous machine;
armature current detection means for detecting an armature current signal of the synchronous machine;
stabilized signal generation means for outputting a change in the active current signal as a stabilized signal;
current deviation signal generation means for outputting a value obtained by subtracting the current limit set value from the value of the armature current signal as a current deviation signal;
stabilized current deviation signal generating means for outputting a value obtained by subtracting the value of the stabilized signal from the value of the current deviation signal as a stabilized current deviation signal;
subtraction means for outputting a value obtained by subtracting the reactive power detection value from a phase-advance-side dead band set value predetermined as a boundary of the phase-advance-side dead band of the reactive power as a phase-advance-side dead band deviation signal;
A lagging current limit signal obtained by selecting and amplifying a low value signal from the stabilized current deviation signal and the leading dead band deviation signal is supplied to the voltage adjusting means as an excitation strengthening signal for the synchronous machine. low value selection amplification means for
a subtracting means for outputting a value obtained by subtracting a lag-side dead band set value predetermined as a boundary of the lag-side dead band of the reactive power from the reactive power detection value as a lag-side dead band deviation signal;
A lagging-phase current limiting signal obtained by selecting a low-value signal from the current deviation signal and the lagging-phase-side dead-band deviation signal and performing sign-reversal amplification is supplied to the voltage adjusting means as an excitation weakening signal for the synchronous machine. low value selection amplification means for
and
The stabilizing signal generating means includes a single stage or a plurality of stages of incomplete differentiation circuits connected in series, and an amplifying means in which the ratio between the value of the active current signal and the value of the armature current of the synchronous machine is set as a gain. exciter for a synchronous machine, including 同期機の交流出力電圧を電圧設定値に一致させるように調整する電圧調整手段と、前記同期機の電機子電流が予め定めた過電流設定値を超過したときに当該電機子電流を予め定めた電流制限設定値まで引戻すように制御する電機子電流制限手段とを備えた同期機の励磁方法であって、
前記電機子電流制限手段により、
前記同期機の有効電流信号を検出し、
前記同期機の電機子電流信号を検出し、
前記有効電流信号の変化分を安定化信号として出力し、
前記電機子電流信号の値から前記電流制限設定値を減算し更に前記安定化信号の値を減算して得られる値を安定化電流偏差信号として出力し、
前記安定化電流偏差信号および所定の信号のうちの低値の信号を選択し増幅して得られる信号を前記同期機の励磁強め信号として前記電圧調整手段に供給する、
ことを含み、
前記有効電流信号の変化分を安定化信号として出力することは、
１段又は直列接続された複数段の不完全微分回路と、前記同期機の有効電流信号の値と電機子電流の値との比がゲインとして設定される増幅手段とを用いて、前記有効電流信号の変化分を安定化信号として出力することを含む、同期機の励磁方法。 voltage adjustment means for adjusting the AC output voltage of the synchronous machine so as to match the voltage set value; A method for exciting a synchronous machine comprising:
By the armature current limiting means,
detecting an active current signal of the synchronous machine;
detecting an armature current signal of the synchronous machine;
outputting a change in the active current signal as a stabilization signal;
outputting a value obtained by subtracting the current limit setting value from the value of the armature current signal and further subtracting the value of the stabilization signal as a stabilized current deviation signal;
A signal obtained by selecting and amplifying a low value signal from the stabilized current deviation signal and the predetermined signal is supplied to the voltage adjustment means as an excitation strengthening signal for the synchronous machine;
including
Outputting the change in the active current signal as a stabilization signal includes:
Using a single stage or a plurality of stages of incomplete differentiation circuits connected in series and an amplifying means in which the ratio between the value of the active current signal of the synchronous machine and the value of the armature current is set as a gain, the active current A method of exciting a synchronous machine, including outputting a signal change as a stabilized signal . 同期機の交流出力電圧を電圧設定値に一致させるように調整する電圧調整手段と、前記同期機の電機子電流が予め定めた過電流設定値を超過したときに当該電機子電流を予め定めた電流制限設定値まで引戻すように制御する電機子電流制限手段とを備えた同期機の励磁方法であって、voltage adjustment means for adjusting the AC output voltage of the synchronous machine so as to match the voltage set value; A method for exciting a synchronous machine comprising:
前記電機子電流制限手段により、By the armature current limiting means,
前記同期機の無効電力から無効電力検出値を得て、obtaining a reactive power detection value from the reactive power of the synchronous machine;
前記同期機の有効電流信号を検出し、detecting an active current signal of the synchronous machine;
前記同期機の電機子電流信号を検出し、detecting an armature current signal of the synchronous machine;
前記有効電流信号の変化分を安定化信号として出力し、outputting a change in the active current signal as a stabilization signal;
前記電機子電流信号の値から前記電流制限設定値を減算して得られる値を電流偏差信号として出力し、outputting a value obtained by subtracting the current limit set value from the value of the armature current signal as a current deviation signal;
前記電流偏差信号の値から前記安定化信号の値を減算して得られる値を安定化電流偏差信号として出力し、outputting a value obtained by subtracting the value of the stabilized signal from the value of the current deviation signal as a stabilized current deviation signal;
前記無効電力の進相側不感帯の境界として予め定めた進相側不感帯設定値から前記無効電力検出値を減算して得られる値を進相側不感帯偏差信号として出力し、outputting a value obtained by subtracting the reactive power detection value from a predetermined phase-advance-side dead band set value as a boundary of the phase-advance-side dead band of the reactive power as a phase-advance-side dead band deviation signal,
前記安定化電流偏差信号および前記進相側不感帯偏差信号のうちの低値の信号を選択し増幅して得られる遅相側電流制限信号を前記同期機の励磁強め信号として前記電圧調整手段に供給し、A lagging current limit signal obtained by selecting and amplifying a low value signal from the stabilized current deviation signal and the leading dead band deviation signal is supplied to the voltage adjusting means as an excitation strengthening signal for the synchronous machine. death,
前記無効電力検出値から前記無効電力の遅相側不感帯の境界として予め定めた遅相側不感帯設定値を減算して得られる値を遅相側不感帯偏差信号として出力し、outputting a value obtained by subtracting a lag-side dead band set value predetermined as a boundary of the lag-side dead band of the reactive power from the reactive power detection value as a lag-side dead band deviation signal;
前記電流偏差信号および前記遅相側不感帯偏差信号のうちの低値の信号を選択し符号反転増幅して得られる遅相側電流制限信号を前記同期機の励磁弱め信号として前記電圧調整手段に供給する、A lagging-phase current limiting signal obtained by selecting a low-value signal from the current deviation signal and the lagging-phase-side dead-band deviation signal and performing sign-reversal amplification is supplied to the voltage adjusting means as an excitation weakening signal for the synchronous machine. do,
ことを含み、including
前記有効電流信号の変化分を安定化信号として出力することは、Outputting the change in the active current signal as a stabilization signal includes:
１段又は直列接続された複数段の不完全微分回路と、前記同期機の有効電流信号の値と電機子電流の値との比がゲインとして設定される増幅手段とを用いて、前記有効電流信号の変化分を安定化信号として出力することを含む、同期機の励磁方法。Using a single stage or a plurality of stages of incomplete differentiation circuits connected in series and an amplifying means in which the ratio between the value of the active current signal of the synchronous machine and the value of the armature current is set as a gain, the active current A method of exciting a synchronous machine, including outputting a signal change as a stabilized signal.
JP2019027671A 2019-02-19 2019-02-19 Excitation device and excitation method for synchronous machine Active JP7145780B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2019027671A JP7145780B2 (en) 2019-02-19 2019-02-19 Excitation device and excitation method for synchronous machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2019027671A JP7145780B2 (en) 2019-02-19 2019-02-19 Excitation device and excitation method for synchronous machine

Publications (2)

Publication Number Publication Date
JP2020137262A JP2020137262A (en) 2020-08-31
JP7145780B2 true JP7145780B2 (en) 2022-10-03

Family

ID=72263817

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2019027671A Active JP7145780B2 (en) 2019-02-19 2019-02-19 Excitation device and excitation method for synchronous machine

Country Status (1)

Country Link
JP (1) JP7145780B2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001103668A (en) 1999-09-28 2001-04-13 Toshiba Corp System-stabilizing device
JP2018007484A (en) 2016-07-06 2018-01-11 株式会社東芝 Exciter and excitation method of synchronous machine

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5323014A (en) * 1976-08-16 1978-03-03 Hitachi Ltd Excitation control device of synchronous machine

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001103668A (en) 1999-09-28 2001-04-13 Toshiba Corp System-stabilizing device
JP2018007484A (en) 2016-07-06 2018-01-11 株式会社東芝 Exciter and excitation method of synchronous machine

Also Published As

Publication number Publication date
JP2020137262A (en) 2020-08-31

Similar Documents

Publication Publication Date Title
US9429136B2 (en) Control system of variable speed pumped storage hydropower system and method of controlling the same
CN107836077B (en) Motor control device
JPWO2013084461A1 (en) Electric motor control device
CN110649632B (en) Control method and device of high-excitation-multiple magnetically-controlled high-voltage shunt reactor
US20180226908A1 (en) Method and system for adjusting wind turbine power take-off
JP5866070B1 (en) Multi-winding motor drive control device
CN107104621B (en) Weak magnetic control method and device for running speed of alternating current motor
JP2015023661A (en) Current control device for synchronous motor
US5644206A (en) Control unit for induction motor
JP7145780B2 (en) Excitation device and excitation method for synchronous machine
JP2018057170A (en) Controller for alternating electric motor
JP6736390B2 (en) Excitation device and excitation method for synchronous machine
JPS62110499A (en) Operation control for variable speed pumping-up power generation system
JP2016508022A (en) Motor control device and motor control method
KR20180019726A (en) How to adjust the wind turbine power draw
JP5207910B2 (en) Operation control method and operation control apparatus for variable speed generator motor
WO2015083449A1 (en) Electric motor control device and control method
JP2003209996A (en) Controller of synchronous machine
JP6391096B2 (en) AC motor current control device
KR101552301B1 (en) Non-tuning synchronous generator for outputting high-quality power
JP2005065423A (en) Controller for self-excitation converter
RU2666125C1 (en) Three phase device for power transformation with fixed neutral point
US20200274474A1 (en) Control device and control method for synchronous electric motor
KR102036031B1 (en) Apparatus for controlling inverter
CN111201703B (en) Method for operating multiple motors

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210315

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20220121

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220208

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220408

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220823

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220920

R150 Certificate of patent or registration of utility model

Ref document number: 7145780

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150