JP7123146B2 - 相互接続トポロジの自己識別 - Google Patents

相互接続トポロジの自己識別 Download PDF

Info

Publication number
JP7123146B2
JP7123146B2 JP2020534180A JP2020534180A JP7123146B2 JP 7123146 B2 JP7123146 B2 JP 7123146B2 JP 2020534180 A JP2020534180 A JP 2020534180A JP 2020534180 A JP2020534180 A JP 2020534180A JP 7123146 B2 JP7123146 B2 JP 7123146B2
Authority
JP
Japan
Prior art keywords
fabric
component
block
components
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020534180A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021508963A (ja
JP2021508963A5 (https=
Inventor
カリヤナスンダラム ヴィドヒャナサン
クリストファー モートン エリック
ドッドソン スミス アラン
ジー． クルツ ジョー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2021508963A publication Critical patent/JP2021508963A/ja
Publication of JP2021508963A5 publication Critical patent/JP2021508963A5/ja
Application granted granted Critical
Publication of JP7123146B2 publication Critical patent/JP7123146B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/90—Details of database functions independent of the retrieved data types
    • G06F16/901—Indexing; Data structures therefor; Storage structures
    • G06F16/9024—Graphs; Linked lists
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/90—Details of database functions independent of the retrieved data types
    • G06F16/903—Querying
    • G06F16/9038—Presentation of query results
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
    • G06F21/575—Secure boot
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/02—Topology update or discovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/74—Address processing for routing
    • H04L45/745—Address table lookup; Address filtering
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security
    • H04L63/20—Network architectures or network communication protocols for network security for managing network security; network security policies in general
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0016—Inter-integrated circuit (I2C)
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/74—Address processing for routing
    • H04L45/745—Address table lookup; Address filtering
    • H04L45/7452—Multiple parallel or consecutive lookup operations
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Software Systems (AREA)
  • Databases & Information Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Computational Linguistics (AREA)
  • Multi Processors (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP2020534180A 2017-12-21 2018-09-19 相互接続トポロジの自己識別 Active JP7123146B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/850,616 US11196657B2 (en) 2017-12-21 2017-12-21 Self identifying interconnect topology
US15/850,616 2017-12-21
PCT/US2018/051782 WO2019125561A1 (en) 2017-12-21 2018-09-19 Self identifying interconnect topology

Publications (3)

Publication Number Publication Date
JP2021508963A JP2021508963A (ja) 2021-03-11
JP2021508963A5 JP2021508963A5 (https=) 2021-10-28
JP7123146B2 true JP7123146B2 (ja) 2022-08-22

Family

ID=63966075

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020534180A Active JP7123146B2 (ja) 2017-12-21 2018-09-19 相互接続トポロジの自己識別

Country Status (6)

Country Link
US (1) US11196657B2 (https=)
EP (1) EP3729749A1 (https=)
JP (1) JP7123146B2 (https=)
KR (1) KR102383041B1 (https=)
CN (1) CN111684770B (https=)
WO (1) WO2019125561A1 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10861504B2 (en) 2017-10-05 2020-12-08 Advanced Micro Devices, Inc. Dynamic control of multi-region fabric
US10558591B2 (en) 2017-10-09 2020-02-11 Advanced Micro Devices, Inc. Method and apparatus for in-band priority adjustment forwarding in a communication fabric
US11372983B2 (en) * 2019-03-26 2022-06-28 International Business Machines Corporation Employing a protected key in performing operations
US11201730B2 (en) 2019-03-26 2021-12-14 International Business Machines Corporation Generating a protected key for selective use
US12609849B2 (en) 2019-04-29 2026-04-21 Dtcc Digital (Us) Inc. Method, apparatus, and computer-readable medium for transaction management spanning multiple heterogeneous computing networks
US12244437B2 (en) * 2019-04-29 2025-03-04 Dtcc Digital (Us) Inc. Method, apparatus, and computer-readable medium for transaction management spanning multiple heterogeneous computing networks
US11507522B2 (en) 2019-12-06 2022-11-22 Advanced Micro Devices, Inc. Memory request priority assignment techniques for parallel processors
US11223575B2 (en) 2019-12-23 2022-01-11 Advanced Micro Devices, Inc. Re-purposing byte enables as clock enables for power savings
CN112994927B (zh) * 2021-02-04 2022-11-25 海光信息技术股份有限公司 一种菊花链拓扑的检索方法及检索装置
US20240219462A1 (en) * 2022-12-29 2024-07-04 Intel Corporation Techniques for debug, survivability, and infield testing of a system-on-a-chip or a system-on-a-package
DE102023104542A1 (de) 2023-02-24 2024-08-29 Audi Aktiengesellschaft Verfahren zum Bereitstellen eines Geräts in einem Computernetzwerk, Komponente für ein Netzwerk sowie Datenverarbeitungseinrichtung

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000031925A1 (en) 1998-11-24 2000-06-02 Net Insight Ab Methods and systems for determining network topology
US20060165115A1 (en) 2005-01-26 2006-07-27 Emulex Design & Manufacturing Corporation Controlling device access fairness in switched fibre channel fabric loop attachment systems
US20090016355A1 (en) 2007-07-13 2009-01-15 Moyes William A Communication network initialization using graph isomorphism
US20160127191A1 (en) 2014-11-03 2016-05-05 Intel Corporation Method, Apparatus And System For Automatically Discovering Nodes And Resources In A Multi-Node System

Family Cites Families (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4760515A (en) 1985-10-28 1988-07-26 International Business Machines Corporation Arbitration apparatus for determining priority of access to a shared bus on a rotating priority basis
US5553223A (en) 1990-04-03 1996-09-03 U S West Advanced Technologies, Inc. Method and system of selectively transmitting display formats and data between a host computer and an intelligent terminal
US5530806A (en) * 1994-12-15 1996-06-25 At&T Corp. Method and apparatus for storing and retrieving routing information in a network node
US6023561A (en) 1995-06-01 2000-02-08 Advanced Micro Devices, Inc. System for processing traceable cache trace information
US6138140A (en) 1995-07-14 2000-10-24 Sony Corporation Data processing method and device
US5815653A (en) 1995-11-13 1998-09-29 You; Lawrence L. Debugging system with portable debug environment-independent client and non-portable platform-specific server
US6058393A (en) 1996-02-23 2000-05-02 International Business Machines Corporation Dynamic connection to a remote tool in a distributed processing system environment used for debugging
US5706502A (en) 1996-03-25 1998-01-06 Sun Microsystems, Inc. Internet-enabled portfolio manager system and method
US5761513A (en) 1996-07-01 1998-06-02 Sun Microsystems, Inc. System and method for exception handling in dynamically linked programs
US5923885A (en) 1996-10-31 1999-07-13 Sun Microsystems, Inc. Acquisition and operation of remotely loaded software using applet modification of browser software
US6618854B1 (en) 1997-02-18 2003-09-09 Advanced Micro Devices, Inc. Remotely accessible integrated debug environment
US6119247A (en) 1998-06-22 2000-09-12 International Business Machines Corporation Remote debugging of internet applications
US6667960B1 (en) * 2000-04-29 2003-12-23 Hewlett-Packard Development Company, L.P. Protocol for identifying components in a point-to-point computer system
JP4782937B2 (ja) 2001-03-27 2011-09-28 株式会社東芝 半導体記憶装置
US7027400B2 (en) 2001-06-26 2006-04-11 Flarion Technologies, Inc. Messages and control methods for controlling resource allocation and flow admission control in a mobile communications system
US20030035371A1 (en) 2001-07-31 2003-02-20 Coke Reed Means and apparatus for a scaleable congestion free switching system with intelligent control
US7200144B2 (en) 2001-10-18 2007-04-03 Qlogic, Corp. Router and methods using network addresses for virtualization
US7433948B2 (en) 2002-01-23 2008-10-07 Cisco Technology, Inc. Methods and apparatus for implementing virtualization of storage within a storage area network
US20050198459A1 (en) 2004-03-04 2005-09-08 General Electric Company Apparatus and method for open loop buffer allocation
US20050228531A1 (en) * 2004-03-31 2005-10-13 Genovker Victoria V Advanced switching fabric discovery protocol
US7542473B2 (en) 2004-12-02 2009-06-02 Nortel Networks Limited High-speed scheduling apparatus for a switching node
US7724778B2 (en) 2005-01-28 2010-05-25 I/O Controls Corporation Control network with data and power distribution
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
KR100735756B1 (ko) 2006-01-02 2007-07-06 삼성전자주식회사 반도체 집적 회로
US7596647B1 (en) 2006-09-18 2009-09-29 Nvidia Corporation Urgency based arbiter
US7657710B2 (en) 2006-11-17 2010-02-02 Sun Microsystems, Inc. Cache coherence protocol with write-only permission
US8028131B2 (en) 2006-11-29 2011-09-27 Intel Corporation System and method for aggregating core-cache clusters in order to produce multi-core processors
US7895345B2 (en) * 2007-04-13 2011-02-22 Microsoft Corporation Distributed routing table architecture and design
US8549207B2 (en) 2009-02-13 2013-10-01 The Regents Of The University Of Michigan Crossbar circuitry for applying an adaptive priority scheme and method of operation of such crossbar circuitry
US8230152B2 (en) 2009-02-13 2012-07-24 The Regents Of The University Of Michigan Crossbar circuitry and method of operation of such crossbar circuitry
US8448001B1 (en) 2009-03-02 2013-05-21 Marvell International Ltd. System having a first device and second device in which the main power management module is configured to selectively supply a power and clock signal to change the power state of each device independently of the other device
US8359421B2 (en) * 2009-08-06 2013-01-22 Qualcomm Incorporated Partitioning a crossbar interconnect in a multi-channel memory system
US8392661B1 (en) 2009-09-21 2013-03-05 Tilera Corporation Managing cache coherence
US8103910B2 (en) 2009-11-13 2012-01-24 International Business Machines Corporation Local rollback for fault-tolerance in parallel computing systems
US9081501B2 (en) 2010-01-08 2015-07-14 International Business Machines Corporation Multi-petascale highly efficient parallel supercomputer
US8667197B2 (en) 2010-09-08 2014-03-04 Intel Corporation Providing a fine-grained arbitration system
US9455898B2 (en) * 2010-09-17 2016-09-27 Oracle International Corporation System and method for facilitating protection against run-away subnet manager instances in a middleware machine environment
US20120221767A1 (en) 2011-02-28 2012-08-30 Apple Inc. Efficient buffering for a system having non-volatile memory
KR101842245B1 (ko) * 2011-07-25 2018-03-26 삼성전자주식회사 시스템 온 칩 버스 장치 및 그에 따른 루트 클럭 게이팅 방법
US9479456B2 (en) * 2012-11-02 2016-10-25 Altera Corporation Programmable logic device with integrated network-on-chip
US9170971B2 (en) 2012-12-26 2015-10-27 Iii Holdings 2, Llc Fabric discovery for a cluster of nodes
US9535860B2 (en) 2013-01-17 2017-01-03 Intel Corporation Arbitrating memory accesses via a shared memory fabric
CN103139073B (zh) * 2013-02-01 2016-10-12 苏州大学 一种基于Ad Hoc网络形式的认知路由方法
US9436634B2 (en) 2013-03-14 2016-09-06 Seagate Technology Llc Enhanced queue management
JP6552512B2 (ja) 2013-10-27 2019-07-31 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッドＡｄｖａｎｃｅｄ Ｍｉｃｒｏ Ｄｅｖｉｃｅｓ Ｉｎｃｏｒｐｏｒａｔｅｄ 入出力メモリマップユニット及びノースブリッジ
US10169256B2 (en) 2014-01-31 2019-01-01 Silicon Laboratories Inc. Arbitrating direct memory access channel requests
US9749214B2 (en) * 2014-02-26 2017-08-29 Futurewei Technologies, Inc. Software defined networking (SDN) specific topology information discovery
US9268970B2 (en) * 2014-03-20 2016-02-23 Analog Devices, Inc. System and method for security-aware master
US9529400B1 (en) 2014-10-29 2016-12-27 Netspeed Systems Automatic power domain and voltage domain assignment to system-on-chip agents and network-on-chip elements
EP3238393A4 (en) * 2014-12-27 2018-08-08 Intel Corporation Technologies for high-performance network fabric security
US20160191420A1 (en) 2014-12-27 2016-06-30 Intel Corporation Mitigating traffic steering inefficiencies in distributed uncore fabric
US9652391B2 (en) * 2014-12-30 2017-05-16 Arteris, Inc. Compression of hardware cache coherent addresses
US9594621B1 (en) * 2014-12-30 2017-03-14 Juniper Networks, Inc. Online network device diagnostic monitoring and fault recovery system
GB2527165B (en) 2015-01-16 2017-01-11 Imagination Tech Ltd Arbiter verification
US9602431B2 (en) * 2015-03-20 2017-03-21 International Business Machines Corporation Switch and select topology for photonic switch fabrics and a method and system for forming same
US10200261B2 (en) * 2015-04-30 2019-02-05 Microsoft Technology Licensing, Llc Multiple-computing-node system job node selection
CN106302173B (zh) * 2015-05-26 2019-07-23 南宁富桂精密工业有限公司 控制设备及其拓扑学习的方法
US20160378168A1 (en) 2015-06-26 2016-12-29 Advanced Micro Devices, Inc. Dynamic power management optimization
US9971700B2 (en) 2015-11-06 2018-05-15 Advanced Micro Devices, Inc. Cache with address space mapping to slice subsets
US9983652B2 (en) 2015-12-04 2018-05-29 Advanced Micro Devices, Inc. Balancing computation and communication power in power constrained clusters
US9918146B2 (en) * 2016-02-08 2018-03-13 Intel Corporation Computing infrastructure optimizations based on tension levels between computing infrastructure nodes
US20180048562A1 (en) * 2016-08-09 2018-02-15 Knuedge Incorporated Network Processor Inter-Device Packet Source ID Tagging for Domain Security
US10298511B2 (en) 2016-08-24 2019-05-21 Apple Inc. Communication queue management system
US10146585B2 (en) 2016-09-07 2018-12-04 Pure Storage, Inc. Ensuring the fair utilization of system resources using workload based, time-independent scheduling
US10425287B2 (en) * 2017-02-23 2019-09-24 Dell Products L.P. Systems and methods for network topology discovery
US10861504B2 (en) 2017-10-05 2020-12-08 Advanced Micro Devices, Inc. Dynamic control of multi-region fabric
US10558591B2 (en) 2017-10-09 2020-02-11 Advanced Micro Devices, Inc. Method and apparatus for in-band priority adjustment forwarding in a communication fabric

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000031925A1 (en) 1998-11-24 2000-06-02 Net Insight Ab Methods and systems for determining network topology
US20060165115A1 (en) 2005-01-26 2006-07-27 Emulex Design & Manufacturing Corporation Controlling device access fairness in switched fibre channel fabric loop attachment systems
US20090016355A1 (en) 2007-07-13 2009-01-15 Moyes William A Communication network initialization using graph isomorphism
US20160127191A1 (en) 2014-11-03 2016-05-05 Intel Corporation Method, Apparatus And System For Automatically Discovering Nodes And Resources In A Multi-Node System

Also Published As

Publication number Publication date
JP2021508963A (ja) 2021-03-11
US11196657B2 (en) 2021-12-07
KR20200101961A (ko) 2020-08-28
US20190199617A1 (en) 2019-06-27
CN111684770A (zh) 2020-09-18
EP3729749A1 (en) 2020-10-28
WO2019125561A1 (en) 2019-06-27
KR102383041B1 (ko) 2022-04-11
CN111684770B (zh) 2023-06-30

Similar Documents

Publication Publication Date Title
JP7123146B2 (ja) 相互接続トポロジの自己識別
US10210120B2 (en) Method, apparatus and system to implement secondary bus functionality via a reconfigurable virtual switch
US10972449B1 (en) Communication with components of secure environment
US8346997B2 (en) Use of peripheral component interconnect input/output virtualization devices to create redundant configurations
US11983136B2 (en) PCIe device and operating method thereof
US20190034367A1 (en) Unified address space for multiple links
US12292849B2 (en) PCIe device
CN110383246A (zh) 虚拟机控制可编程硬件的单独子集
CN106575283B (zh) 使用元胞自动机的群集服务器配置
US11995019B2 (en) PCIe device with changeable function types and operating method thereof
KR102568909B1 (ko) PCIe 펑션 및 그 동작 방법
CN105335227B (zh) 一种节点内的数据处理方法、装置和系统
US20150333957A1 (en) Centralized distribution of configuration parameters for a cluster server
US10027678B1 (en) Location-aware security configuration of peripheral devices
CN117561505A (zh) 用于动态地配置设备结构的系统、方法、装置和架构
CN111752873A (zh) 用于在计算平台的多个主设备之间共享Flash设备的系统、装置和方法
US20180203781A1 (en) Methods for updating memory maps of a system-on-chip
CN103577382B (zh) 一种配置节点控制器的方法和装置
US10037257B1 (en) Examining local hardware using a location-aware peripheral device
US12613821B1 (en) Method and apparatus for dma between accelerator cards, and accelerator card, acceleration platform and medium
US20260037612A1 (en) SYSTEM AND METHODS FOR AUTHENTICATION OF PCIe DEVICES USING PCIe SWITCH
US20260119424A1 (en) Method and apparatus for dma between accelerator cards, and accelerator card, acceleration platform and medium
WO2026029993A1 (en) SYSTEM AND METHODS FOR AUTHENTICATION OF PCIe DEVICES USING PCIe SWITCH
CN116436754A (zh) 一种对网卡进行带外管理的方法、系统、设备和存储介质

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210917

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210917

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20210917

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20211116

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20220215

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220401

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220628

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20220719

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220809

R150 Certificate of patent or registration of utility model

Ref document number: 7123146

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250