JP2021508963A - 相互接続トポロジの自己識別 - Google Patents
相互接続トポロジの自己識別 Download PDFInfo
- Publication number
- JP2021508963A JP2021508963A JP2020534180A JP2020534180A JP2021508963A JP 2021508963 A JP2021508963 A JP 2021508963A JP 2020534180 A JP2020534180 A JP 2020534180A JP 2020534180 A JP2020534180 A JP 2020534180A JP 2021508963 A JP2021508963 A JP 2021508963A
- Authority
- JP
- Japan
- Prior art keywords
- fabric
- components
- component
- routing table
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004744 fabric Substances 0.000 claims abstract description 152
- 238000004891 communication Methods 0.000 claims abstract description 24
- 238000012545 processing Methods 0.000 claims abstract description 19
- 238000000034 method Methods 0.000 claims description 35
- 238000010586 diagram Methods 0.000 abstract description 14
- 230000015654 memory Effects 0.000 description 18
- 230000008569 process Effects 0.000 description 16
- 230000001427 coherent effect Effects 0.000 description 13
- 239000000872 buffer Substances 0.000 description 10
- 230000006870 function Effects 0.000 description 6
- 230000007246 mechanism Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 239000000523 sample Substances 0.000 description 3
- 230000001788 irregular Effects 0.000 description 2
- 241000699670 Mus sp. Species 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
- G06F16/90—Details of database functions independent of the retrieved data types
- G06F16/901—Indexing; Data structures therefor; Storage structures
- G06F16/9024—Graphs; Linked lists
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
- G06F16/90—Details of database functions independent of the retrieved data types
- G06F16/903—Querying
- G06F16/9038—Presentation of query results
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
- G06F21/575—Secure boot
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/74—Address processing for routing
- H04L45/745—Address table lookup; Address filtering
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/20—Network architectures or network communication protocols for network security for managing network security; network security policies in general
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0016—Inter-integrated circuit (I2C)
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/74—Address processing for routing
- H04L45/745—Address table lookup; Address filtering
- H04L45/7452—Multiple parallel or consecutive lookup operations
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computer Security & Cryptography (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Software Systems (AREA)
- Databases & Information Systems (AREA)
- Data Mining & Analysis (AREA)
- Mathematical Physics (AREA)
- Computing Systems (AREA)
- Computational Linguistics (AREA)
- Multi Processors (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
【選択図】図7
Description
Claims (20)
- 複数のコンポーネントを備える通信ファブリックと、
前記通信ファブリックに結合されたプロセッサであって、
ファブリックブロック・インスタンスカウントレジスタから値を読み取ることであって、前記値は、前記通信ファブリック内のコンポーネントの数を指定する、前記読み取ることと、
各コンポーネントのレジスタを読み取ることによって、前記通信ファブリックの各コンポーネントに問い合わせを行うことと、
前記通信ファブリックの各コンポーネントの問い合わせに基づいて、ネットワークグラフを作成することと、
前記ネットワークグラフに基づいて、ルーティングテーブルを生成することと、
を行うように構成される、前記プロセッサと、
を備える、システム。 - 前記プロセッサは、前記ルーティングテーブルを前記通信ファブリックの前記複数のコンポーネントにプログラムするようにさらに構成される、請求項1に記載のシステム。
- 前記通信ファブリックの各コンポーネントは、それぞれのルーティングテーブルに基づいて、受信パケットをルーティングするように構成される、請求項2に記載のシステム。
- 各レジスタは、ブロックタイプ、コマンド及びデータポートのタイプ及び数、データバス幅、ネイバーインスタンス識別子(ID)及び/またはファブリックIDのうちの1つまたは複数を備える、請求項1に記載のシステム。
- 前記ファブリックブロック・インスタンスカウントレジスタは、前記システム内のファブリックコンポーネントの合計数の表示を格納し、
前記ファブリックブロック・インスタンスカウントレジスタは、固定アドレスに存在する、請求項1に記載のシステム。 - 前記プロセッサはセキュリティプロセッサである、請求項1に記載のシステム。
- 前記複数のコンポーネントは、マスタ、スレーブまたはクロスバーのうちの1つまたは複数を備える、請求項1に記載のシステム。
- プロセッサによって、ファブリックブロック・インスタンスカウントレジスタから値を読み取ることであって、前記値は、通信ファブリック内のコンポーネントの数を指定する、前記読み取ることと、
前記プロセッサによって、各コンポーネントのレジスタを読み取ることによって、前記通信ファブリックの各コンポーネントに問い合わせを行うことと、
前記プロセッサによって、前記通信ファブリックの各コンポーネントの問い合わせに基づいて、ネットワークグラフを作成することと、
前記プロセッサによって、前記ネットワークグラフに基づいて、ルーティングテーブルを生成することと、
を備える、方法。 - 前記ルーティングテーブルを前記通信ファブリックの複数のコンポーネントにプログラムすることをさらに備える、請求項8に記載の方法。
- それぞれのルーティングテーブルに基づいて、受信パケットをルーティングすることをさらに備える、請求項9に記載の方法。
- 各レジスタは、ブロックタイプ、コマンド及びデータポートのタイプ及び数、データバス幅、ネイバーインスタンス識別子(ID)及び/またはファブリックIDのうちの1つまたは複数を備える、請求項8に記載の方法。
- 前記ファブリックブロック・インスタンスカウントレジスタは、前記システム内のファブリックコンポーネントの合計数の表示を格納し、前記ファブリックブロック・インスタンスカウントレジスタは固定アドレスに存在する、請求項8に記載の方法。
- セキュリティプロセッサが、前記ネットワークグラフを作成することと、前記ネットワークグラフに基づいてルーティングテーブルを生成することとをさらに備える、請求項8に記載の方法。
- 前記複数のコンポーネントは、マスタ、スレーブまたはクロスバーのうちの1つまたは複数を備える、請求項8に記載の方法。
- 1つまたは複数の処理ユニットと、
1つまたは複数のメモリデバイスと、
前記1つまたは複数の処理ユニット及び前記1つまたは複数のメモリデバイスに結合された通信ファブリックと、を備える装置であって、
ファブリックブロック・インスタンスカウントレジスタから値を読み取ることであって、前記値は、前記通信ファブリック内のコンポーネントの数を指定する、前記読み取ることと、
各コンポーネントのレジスタを読み取ることによって、前記通信ファブリックの各コンポーネントに問い合わせを行うことと、
前記通信ファブリックの各コンポーネントの問い合わせに基づいて、ネットワークグラフを作成することと、
前記ネットワークグラフに基づいて、ルーティングテーブルを生成することと、
を行うように構成される、前記装置。 - 前記装置は、前記ルーティングテーブルを前記通信ファブリックの複数のコンポーネントにプログラムするようにさらに構成される、請求項15に記載の装置。
- 前記通信ファブリックの各コンポーネントは、それぞれのルーティングテーブルに基づいて、受信パケットをルーティングするように構成される、請求項16に記載の装置。
- 各レジスタは、ブロックタイプ、コマンド及びデータポートのタイプ及び数、データバス幅、ネイバーインスタンス識別子(ID)及び/またはファブリックIDのうちの1つまたは複数を備える、請求項15に記載の装置。
- 前記ファブリックブロック・インスタンスカウントレジスタは、前記システム内のファブリックコンポーネントの合計数の表示を格納し、前記ファブリックブロック・インスタンスカウントレジスタは固定アドレスに存在する、請求項15に記載の装置。
- 前記通信ファブリックの複数のコンポーネントは、マスタ、スレーブまたはクロスバーのうちの1つまたは複数を備える、請求項15に記載の装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/850,616 | 2017-12-21 | ||
US15/850,616 US11196657B2 (en) | 2017-12-21 | 2017-12-21 | Self identifying interconnect topology |
PCT/US2018/051782 WO2019125561A1 (en) | 2017-12-21 | 2018-09-19 | Self identifying interconnect topology |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2021508963A true JP2021508963A (ja) | 2021-03-11 |
JP2021508963A5 JP2021508963A5 (ja) | 2021-10-28 |
JP7123146B2 JP7123146B2 (ja) | 2022-08-22 |
Family
ID=63966075
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2020534180A Active JP7123146B2 (ja) | 2017-12-21 | 2018-09-19 | 相互接続トポロジの自己識別 |
Country Status (6)
Country | Link |
---|---|
US (1) | US11196657B2 (ja) |
EP (1) | EP3729749A1 (ja) |
JP (1) | JP7123146B2 (ja) |
KR (1) | KR102383041B1 (ja) |
CN (1) | CN111684770B (ja) |
WO (1) | WO2019125561A1 (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10861504B2 (en) | 2017-10-05 | 2020-12-08 | Advanced Micro Devices, Inc. | Dynamic control of multi-region fabric |
US10558591B2 (en) | 2017-10-09 | 2020-02-11 | Advanced Micro Devices, Inc. | Method and apparatus for in-band priority adjustment forwarding in a communication fabric |
US11201730B2 (en) | 2019-03-26 | 2021-12-14 | International Business Machines Corporation | Generating a protected key for selective use |
US11372983B2 (en) * | 2019-03-26 | 2022-06-28 | International Business Machines Corporation | Employing a protected key in performing operations |
US11507522B2 (en) | 2019-12-06 | 2022-11-22 | Advanced Micro Devices, Inc. | Memory request priority assignment techniques for parallel processors |
US11223575B2 (en) | 2019-12-23 | 2022-01-11 | Advanced Micro Devices, Inc. | Re-purposing byte enables as clock enables for power savings |
CN112994927B (zh) * | 2021-02-04 | 2022-11-25 | 海光信息技术股份有限公司 | 一种菊花链拓扑的检索方法及检索装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000031925A1 (en) * | 1998-11-24 | 2000-06-02 | Net Insight Ab | Methods and systems for determining network topology |
US20060165115A1 (en) * | 2005-01-26 | 2006-07-27 | Emulex Design & Manufacturing Corporation | Controlling device access fairness in switched fibre channel fabric loop attachment systems |
US20090016355A1 (en) * | 2007-07-13 | 2009-01-15 | Moyes William A | Communication network initialization using graph isomorphism |
US20160094435A1 (en) * | 2012-12-26 | 2016-03-31 | Iii Holdings 2, Llc | Fabric discovery for a cluster of nodes |
US20160127191A1 (en) * | 2014-11-03 | 2016-05-05 | Intel Corporation | Method, Apparatus And System For Automatically Discovering Nodes And Resources In A Multi-Node System |
Family Cites Families (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4760515A (en) | 1985-10-28 | 1988-07-26 | International Business Machines Corporation | Arbitration apparatus for determining priority of access to a shared bus on a rotating priority basis |
US5553223A (en) | 1990-04-03 | 1996-09-03 | U S West Advanced Technologies, Inc. | Method and system of selectively transmitting display formats and data between a host computer and an intelligent terminal |
US5530806A (en) * | 1994-12-15 | 1996-06-25 | At&T Corp. | Method and apparatus for storing and retrieving routing information in a network node |
US6023561A (en) | 1995-06-01 | 2000-02-08 | Advanced Micro Devices, Inc. | System for processing traceable cache trace information |
US6138140A (en) | 1995-07-14 | 2000-10-24 | Sony Corporation | Data processing method and device |
US5815653A (en) | 1995-11-13 | 1998-09-29 | You; Lawrence L. | Debugging system with portable debug environment-independent client and non-portable platform-specific server |
US6058393A (en) | 1996-02-23 | 2000-05-02 | International Business Machines Corporation | Dynamic connection to a remote tool in a distributed processing system environment used for debugging |
US5706502A (en) | 1996-03-25 | 1998-01-06 | Sun Microsystems, Inc. | Internet-enabled portfolio manager system and method |
US5761513A (en) | 1996-07-01 | 1998-06-02 | Sun Microsystems, Inc. | System and method for exception handling in dynamically linked programs |
US5923885A (en) | 1996-10-31 | 1999-07-13 | Sun Microsystems, Inc. | Acquisition and operation of remotely loaded software using applet modification of browser software |
US6618854B1 (en) | 1997-02-18 | 2003-09-09 | Advanced Micro Devices, Inc. | Remotely accessible integrated debug environment |
US6119247A (en) | 1998-06-22 | 2000-09-12 | International Business Machines Corporation | Remote debugging of internet applications |
US6667960B1 (en) * | 2000-04-29 | 2003-12-23 | Hewlett-Packard Development Company, L.P. | Protocol for identifying components in a point-to-point computer system |
JP4782937B2 (ja) | 2001-03-27 | 2011-09-28 | 株式会社東芝 | 半導体記憶装置 |
US7027400B2 (en) | 2001-06-26 | 2006-04-11 | Flarion Technologies, Inc. | Messages and control methods for controlling resource allocation and flow admission control in a mobile communications system |
US20030035371A1 (en) | 2001-07-31 | 2003-02-20 | Coke Reed | Means and apparatus for a scaleable congestion free switching system with intelligent control |
US7200144B2 (en) | 2001-10-18 | 2007-04-03 | Qlogic, Corp. | Router and methods using network addresses for virtualization |
US7433948B2 (en) | 2002-01-23 | 2008-10-07 | Cisco Technology, Inc. | Methods and apparatus for implementing virtualization of storage within a storage area network |
US20050198459A1 (en) | 2004-03-04 | 2005-09-08 | General Electric Company | Apparatus and method for open loop buffer allocation |
US20050228531A1 (en) * | 2004-03-31 | 2005-10-13 | Genovker Victoria V | Advanced switching fabric discovery protocol |
US7542473B2 (en) | 2004-12-02 | 2009-06-02 | Nortel Networks Limited | High-speed scheduling apparatus for a switching node |
US7724778B2 (en) | 2005-01-28 | 2010-05-25 | I/O Controls Corporation | Control network with data and power distribution |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
KR100735756B1 (ko) | 2006-01-02 | 2007-07-06 | 삼성전자주식회사 | 반도체 집적 회로 |
US7603503B1 (en) | 2006-09-18 | 2009-10-13 | Nvidia Corporation | Efficiency based arbiter |
US7657710B2 (en) | 2006-11-17 | 2010-02-02 | Sun Microsystems, Inc. | Cache coherence protocol with write-only permission |
US8028131B2 (en) | 2006-11-29 | 2011-09-27 | Intel Corporation | System and method for aggregating core-cache clusters in order to produce multi-core processors |
US7895345B2 (en) * | 2007-04-13 | 2011-02-22 | Microsoft Corporation | Distributed routing table architecture and design |
US8230152B2 (en) | 2009-02-13 | 2012-07-24 | The Regents Of The University Of Michigan | Crossbar circuitry and method of operation of such crossbar circuitry |
US8549207B2 (en) | 2009-02-13 | 2013-10-01 | The Regents Of The University Of Michigan | Crossbar circuitry for applying an adaptive priority scheme and method of operation of such crossbar circuitry |
US8448001B1 (en) | 2009-03-02 | 2013-05-21 | Marvell International Ltd. | System having a first device and second device in which the main power management module is configured to selectively supply a power and clock signal to change the power state of each device independently of the other device |
US8359421B2 (en) * | 2009-08-06 | 2013-01-22 | Qualcomm Incorporated | Partitioning a crossbar interconnect in a multi-channel memory system |
US8549249B1 (en) | 2009-09-21 | 2013-10-01 | Tilera Corporation | Supporting secondary atomic operations using primary atomic operations |
US8713294B2 (en) | 2009-11-13 | 2014-04-29 | International Business Machines Corporation | Heap/stack guard pages using a wakeup unit |
US9081501B2 (en) | 2010-01-08 | 2015-07-14 | International Business Machines Corporation | Multi-petascale highly efficient parallel supercomputer |
US8667197B2 (en) | 2010-09-08 | 2014-03-04 | Intel Corporation | Providing a fine-grained arbitration system |
CN103125097B (zh) * | 2010-09-17 | 2016-11-16 | 甲骨文国际公司 | 在中间件机器中执行部分子网初始化 |
US20120221767A1 (en) | 2011-02-28 | 2012-08-30 | Apple Inc. | Efficient buffering for a system having non-volatile memory |
KR101842245B1 (ko) * | 2011-07-25 | 2018-03-26 | 삼성전자주식회사 | 시스템 온 칩 버스 장치 및 그에 따른 루트 클럭 게이팅 방법 |
US9479456B2 (en) * | 2012-11-02 | 2016-10-25 | Altera Corporation | Programmable logic device with integrated network-on-chip |
US9535860B2 (en) | 2013-01-17 | 2017-01-03 | Intel Corporation | Arbitrating memory accesses via a shared memory fabric |
CN103139073B (zh) * | 2013-02-01 | 2016-10-12 | 苏州大学 | 一种基于Ad Hoc网络形式的认知路由方法 |
US9436634B2 (en) | 2013-03-14 | 2016-09-06 | Seagate Technology Llc | Enhanced queue management |
JP6552512B2 (ja) | 2013-10-27 | 2019-07-31 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッドAdvanced Micro Devices Incorporated | 入出力メモリマップユニット及びノースブリッジ |
US10169256B2 (en) | 2014-01-31 | 2019-01-01 | Silicon Laboratories Inc. | Arbitrating direct memory access channel requests |
US9749214B2 (en) * | 2014-02-26 | 2017-08-29 | Futurewei Technologies, Inc. | Software defined networking (SDN) specific topology information discovery |
US9268970B2 (en) * | 2014-03-20 | 2016-02-23 | Analog Devices, Inc. | System and method for security-aware master |
US9529400B1 (en) | 2014-10-29 | 2016-12-27 | Netspeed Systems | Automatic power domain and voltage domain assignment to system-on-chip agents and network-on-chip elements |
US20160191420A1 (en) | 2014-12-27 | 2016-06-30 | Intel Corporation | Mitigating traffic steering inefficiencies in distributed uncore fabric |
CN107005483B (zh) * | 2014-12-27 | 2021-01-26 | 英特尔公司 | 用于高性能网络结构安全的技术 |
US9652391B2 (en) * | 2014-12-30 | 2017-05-16 | Arteris, Inc. | Compression of hardware cache coherent addresses |
US9594621B1 (en) * | 2014-12-30 | 2017-03-14 | Juniper Networks, Inc. | Online network device diagnostic monitoring and fault recovery system |
GB2527165B (en) | 2015-01-16 | 2017-01-11 | Imagination Tech Ltd | Arbiter verification |
US9602431B2 (en) * | 2015-03-20 | 2017-03-21 | International Business Machines Corporation | Switch and select topology for photonic switch fabrics and a method and system for forming same |
US10200261B2 (en) * | 2015-04-30 | 2019-02-05 | Microsoft Technology Licensing, Llc | Multiple-computing-node system job node selection |
CN106302173B (zh) * | 2015-05-26 | 2019-07-23 | 南宁富桂精密工业有限公司 | 控制设备及其拓扑学习的方法 |
US20160378168A1 (en) | 2015-06-26 | 2016-12-29 | Advanced Micro Devices, Inc. | Dynamic power management optimization |
US9971700B2 (en) | 2015-11-06 | 2018-05-15 | Advanced Micro Devices, Inc. | Cache with address space mapping to slice subsets |
US9983652B2 (en) | 2015-12-04 | 2018-05-29 | Advanced Micro Devices, Inc. | Balancing computation and communication power in power constrained clusters |
US9918146B2 (en) * | 2016-02-08 | 2018-03-13 | Intel Corporation | Computing infrastructure optimizations based on tension levels between computing infrastructure nodes |
US20180048562A1 (en) * | 2016-08-09 | 2018-02-15 | Knuedge Incorporated | Network Processor Inter-Device Packet Source ID Tagging for Domain Security |
US10298511B2 (en) | 2016-08-24 | 2019-05-21 | Apple Inc. | Communication queue management system |
US10146585B2 (en) | 2016-09-07 | 2018-12-04 | Pure Storage, Inc. | Ensuring the fair utilization of system resources using workload based, time-independent scheduling |
US10425287B2 (en) * | 2017-02-23 | 2019-09-24 | Dell Products L.P. | Systems and methods for network topology discovery |
US10861504B2 (en) | 2017-10-05 | 2020-12-08 | Advanced Micro Devices, Inc. | Dynamic control of multi-region fabric |
US10558591B2 (en) | 2017-10-09 | 2020-02-11 | Advanced Micro Devices, Inc. | Method and apparatus for in-band priority adjustment forwarding in a communication fabric |
-
2017
- 2017-12-21 US US15/850,616 patent/US11196657B2/en active Active
-
2018
- 2018-09-19 EP EP18793063.1A patent/EP3729749A1/en active Pending
- 2018-09-19 JP JP2020534180A patent/JP7123146B2/ja active Active
- 2018-09-19 WO PCT/US2018/051782 patent/WO2019125561A1/en unknown
- 2018-09-19 CN CN201880088638.1A patent/CN111684770B/zh active Active
- 2018-09-19 KR KR1020207021112A patent/KR102383041B1/ko active IP Right Grant
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000031925A1 (en) * | 1998-11-24 | 2000-06-02 | Net Insight Ab | Methods and systems for determining network topology |
US20060165115A1 (en) * | 2005-01-26 | 2006-07-27 | Emulex Design & Manufacturing Corporation | Controlling device access fairness in switched fibre channel fabric loop attachment systems |
US20090016355A1 (en) * | 2007-07-13 | 2009-01-15 | Moyes William A | Communication network initialization using graph isomorphism |
US20160094435A1 (en) * | 2012-12-26 | 2016-03-31 | Iii Holdings 2, Llc | Fabric discovery for a cluster of nodes |
US20160127191A1 (en) * | 2014-11-03 | 2016-05-05 | Intel Corporation | Method, Apparatus And System For Automatically Discovering Nodes And Resources In A Multi-Node System |
Also Published As
Publication number | Publication date |
---|---|
CN111684770A (zh) | 2020-09-18 |
US11196657B2 (en) | 2021-12-07 |
KR20200101961A (ko) | 2020-08-28 |
EP3729749A1 (en) | 2020-10-28 |
JP7123146B2 (ja) | 2022-08-22 |
KR102383041B1 (ko) | 2022-04-11 |
WO2019125561A1 (en) | 2019-06-27 |
US20190199617A1 (en) | 2019-06-27 |
CN111684770B (zh) | 2023-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7123146B2 (ja) | 相互接続トポロジの自己識別 | |
US7398380B1 (en) | Dynamic hardware partitioning of symmetric multiprocessing systems | |
JP5315209B2 (ja) | 冗長構成を生成するための周辺機器相互接続入出力仮想化デバイスの使用 | |
US10333865B2 (en) | Transformation of peripheral component interconnect express compliant virtual devices in a network environment | |
US8225005B2 (en) | Use of peripheral component interconnect input/output virtualization devices to create high-speed, low-latency interconnect | |
US11372787B2 (en) | Unified address space for multiple links | |
TWI618386B (zh) | 用於通訊中封裝資訊之方法、裝置及系統 | |
US10425275B2 (en) | Centralized distribution of configuration parameters for a cluster server | |
US11995019B2 (en) | PCIe device with changeable function types and operating method thereof | |
US11928070B2 (en) | PCIe device | |
US11119704B2 (en) | System, apparatus and method for sharing a flash device among multiple masters of a computing platform | |
TW202240415A (zh) | PCIe裝置及其操作方法 | |
TWI649992B (zh) | 決定網路節點的網路介面卡操作速度的方法、端口扇出配置系統及其方法 | |
TW202240414A (zh) | PCIe功能及其操作方法 | |
CN117561505A (zh) | 用于动态地配置设备结构的系统、方法、装置和架构 | |
US10027678B1 (en) | Location-aware security configuration of peripheral devices | |
US11003618B1 (en) | Out-of-band interconnect control and isolation | |
US20180203781A1 (en) | Methods for updating memory maps of a system-on-chip | |
Nirmaladevi et al. | Low power NoC architecture based dynamic reconfigurable system | |
US10037257B1 (en) | Examining local hardware using a location-aware peripheral device | |
CN106708551A (zh) | 一种热添加中央处理器cpu的配置方法及系统 | |
JP2023545380A (ja) | PCIeデバイスのための仮想ホットプラグシステム及び方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210917 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210917 |
|
A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20210917 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20211116 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20220215 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220401 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220628 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20220719 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220809 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7123146 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |