JP7110357B2 - 量子コンピューティング・デバイス設計 - Google Patents

量子コンピューティング・デバイス設計 Download PDF

Info

Publication number
JP7110357B2
JP7110357B2 JP2020537468A JP2020537468A JP7110357B2 JP 7110357 B2 JP7110357 B2 JP 7110357B2 JP 2020537468 A JP2020537468 A JP 2020537468A JP 2020537468 A JP2020537468 A JP 2020537468A JP 7110357 B2 JP7110357 B2 JP 7110357B2
Authority
JP
Japan
Prior art keywords
computing device
quantum computing
quantum
data
electromagnetic circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020537468A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021512387A (ja
JP2021512387A5 (enExample
Inventor
パイク、ハンヘー
ソルグン、フィラット
オリヴァデーセ、サルヴァトーレ、ベルナルド
サンドバーグ、マーティン
ガンベッタ、ジェイ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JP2021512387A publication Critical patent/JP2021512387A/ja
Publication of JP2021512387A5 publication Critical patent/JP2021512387A5/ja
Application granted granted Critical
Publication of JP7110357B2 publication Critical patent/JP7110357B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3323—Design verification, e.g. functional simulation or model checking using formal methods, e.g. equivalence checking or property checking
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/36—Circuit design at the analogue level
    • G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
    • G06N10/20—Models of quantum computing, e.g. quantum circuits or universal quantum computers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N7/00—Computing arrangements based on specific mathematical models
    • G06N7/02—Computing arrangements based on specific mathematical models using fuzzy logic
    • G06N7/04—Physical realisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computational Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Artificial Intelligence (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Superconductor Devices And Manufacturing Methods Thereof (AREA)
JP2020537468A 2018-01-30 2019-01-11 量子コンピューティング・デバイス設計 Active JP7110357B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/883,652 US11074382B2 (en) 2018-01-30 2018-01-30 Quantum computing device design
US15/883,652 2018-01-30
PCT/EP2019/050608 WO2019149503A1 (en) 2018-01-30 2019-01-11 Quantum computing device design

Publications (3)

Publication Number Publication Date
JP2021512387A JP2021512387A (ja) 2021-05-13
JP2021512387A5 JP2021512387A5 (enExample) 2021-07-29
JP7110357B2 true JP7110357B2 (ja) 2022-08-01

Family

ID=65013708

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020537468A Active JP7110357B2 (ja) 2018-01-30 2019-01-11 量子コンピューティング・デバイス設計

Country Status (5)

Country Link
US (2) US11074382B2 (enExample)
EP (1) EP3746947A1 (enExample)
JP (1) JP7110357B2 (enExample)
CN (1) CN111566676A (enExample)
WO (1) WO2019149503A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10657212B2 (en) * 2018-09-18 2020-05-19 International Business Machines Corporation Application- or algorithm-specific quantum circuit design
US11551130B2 (en) * 2019-10-02 2023-01-10 Microsoft Technology Licensing, Llc Quantum computing device model discretization
CA3186096A1 (en) * 2020-07-15 2022-03-10 Paul Victor KLIMOV Generative modeling of quantum hardware
US12093782B2 (en) 2020-07-29 2024-09-17 International Business Machine Corporation Translation of a quantum design across multiple applications
US11288589B1 (en) * 2021-01-14 2022-03-29 Classiq Technologies LTD. Quantum circuit modeling
CN112749809B (zh) * 2021-01-14 2021-12-14 北京百度网讯科技有限公司 构造量子仿真系统的方法和装置
CN112819170B (zh) * 2021-01-22 2021-11-05 北京百度网讯科技有限公司 控制脉冲生成方法、装置、系统、设备及存储介质
US12293140B2 (en) 2022-03-31 2025-05-06 International Business Machines Corporation Feed-forward design of three-dimensional quantum chips
WO2025049996A1 (en) * 2023-09-01 2025-03-06 Rigetti & Co, Llc Tuning coupling strength between control lines and quantum circuit devices in superconducting quantum processors

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000348082A (ja) 1999-06-07 2000-12-15 Nec Corp 回路シミュレータ及び回路シミュレーション方法並びに記録媒体
WO2005117127A1 (ja) 2004-05-31 2005-12-08 International Business Machines Corporation 量子デバイス、量子論理デバイス、量子論理デバイスの駆動方法および量子論理デバイスによる論理回路
JP2017059071A (ja) 2015-09-18 2017-03-23 ヤフー株式会社 最適化装置、最適化方法および最適化プログラム
WO2017078731A1 (en) 2015-11-06 2017-05-11 Rigetti & Co., Inc. Analyzing quantum information processing circuits

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6665849B2 (en) 1999-06-09 2003-12-16 Interuniversitair Microelektronica Centrum Vzw Method and apparatus for simulating physical fields
US9208270B2 (en) * 2000-08-02 2015-12-08 Comsol Ab System and method for establishing bidirectional links between multiphysics modeling and design systems
US7376547B2 (en) * 2004-02-12 2008-05-20 Microsoft Corporation Systems and methods that facilitate quantum computer simulation
US20060123363A1 (en) 2004-12-07 2006-06-08 Williams Colin P Method and apparatus for automated design of quantum circuits
JP4857027B2 (ja) * 2006-05-31 2012-01-18 キヤノン株式会社 レーザ素子
KR101446943B1 (ko) * 2006-12-05 2014-10-06 디-웨이브 시스템즈, 인코포레이티드 양자 프로세서 요소들의 국부적 프로그래밍을 위한 시스템들, 방법들 및 장치
US7962866B2 (en) * 2006-12-29 2011-06-14 Cadence Design Systems, Inc. Method, system, and computer program product for determining three-dimensional feature characteristics in electronic designs
CA2719343C (en) 2008-03-24 2017-03-21 Paul Bunyk Systems, devices, and methods for analog processing
JP5451174B2 (ja) * 2009-05-14 2014-03-26 キヤノン株式会社 充電器及びその制御方法
US11610037B2 (en) * 2009-12-29 2023-03-21 Comsol Ab System and method for accessing settings in a multiphysics modeling system using a model tree
US8513647B1 (en) 2010-04-09 2013-08-20 University Of Washington Through Its Center For Commercialization Quantum computational device employing multi-qubit structures and associated systems and methods
US20120212375A1 (en) * 2011-02-22 2012-08-23 Depree Iv William Frederick Quantum broadband antenna
US8539400B2 (en) * 2011-09-29 2013-09-17 International Business Machines Corporation Routability using multiplexer structures
GB2502881B (en) * 2012-04-23 2016-03-16 E Vision Smart Optics Inc Systems, devices, and/or methods for managing implantable devices
JP2014239871A (ja) * 2013-05-07 2014-12-25 安東　秀夫 生体活動検出方法、生体活動測定装置、生体活動検出信号の転送方法および生体活動情報を利用したサービスの提供方法
US9881111B2 (en) 2013-09-26 2018-01-30 Synopsys, Inc. Simulation scaling with DFT and non-DFT
US10127499B1 (en) * 2014-08-11 2018-11-13 Rigetti & Co, Inc. Operating a quantum processor in a heterogeneous computing architecture
US9971970B1 (en) * 2015-04-27 2018-05-15 Rigetti & Co, Inc. Microwave integrated quantum circuits with VIAS and methods for making the same
US10657455B2 (en) * 2015-12-16 2020-05-19 Google Llc Programmable universal quantum annealing with co-planar waveguide flux qubits
US9826699B1 (en) * 2016-05-25 2017-11-28 Monsanto Technology Llc Plants and seeds of hybrid corn variety CH467147
US10255555B2 (en) * 2016-11-10 2019-04-09 Rigetti & Co, Inc. Generating quantum logic control sequences for quantum information processing hardware
US10332024B2 (en) * 2017-02-22 2019-06-25 Rigetti & Co, Inc. Modeling superconducting quantum circuit systems

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000348082A (ja) 1999-06-07 2000-12-15 Nec Corp 回路シミュレータ及び回路シミュレーション方法並びに記録媒体
WO2005117127A1 (ja) 2004-05-31 2005-12-08 International Business Machines Corporation 量子デバイス、量子論理デバイス、量子論理デバイスの駆動方法および量子論理デバイスによる論理回路
JP2017059071A (ja) 2015-09-18 2017-03-23 ヤフー株式会社 最適化装置、最適化方法および最適化プログラム
WO2017078731A1 (en) 2015-11-06 2017-05-11 Rigetti & Co., Inc. Analyzing quantum information processing circuits
US20170228483A1 (en) 2015-11-06 2017-08-10 Rigetti & Co., Inc. Analyzing quantum information processing circuits

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
NIGG, S.E. et al.，Black-Box Superconducting Circuit Quantization，Physical Review Letters [online]，American Physical Society，2012年06月12日，Vol. 108, No. 24，pp. 240502-1 - 240502-5，[検索日 2022.06.30], インターネット，ＵＲＬ：https://journals.aps.org/prl/abstract/10.1103/PhysRevLett.108.240502

Also Published As

Publication number Publication date
CN111566676A (zh) 2020-08-21
EP3746947A1 (en) 2020-12-09
US20210357562A1 (en) 2021-11-18
WO2019149503A1 (en) 2019-08-08
JP2021512387A (ja) 2021-05-13
US12001769B2 (en) 2024-06-04
US20190236218A1 (en) 2019-08-01
US11074382B2 (en) 2021-07-27

Similar Documents

Publication Publication Date Title
JP7110357B2 (ja) 量子コンピューティング・デバイス設計
US11948093B2 (en) Generating and managing deep tensor neural networks
Liang et al. Survey of graph neural networks and applications
Chitty-Venkata et al. Neural architecture search survey: A hardware perspective
EP4120138B1 (en) System and method for molecular property prediction using hypergraph message passing neural network (hmpnn)
CN113168582B (zh) 量子计算仿真中的受控非门并行化
US11775721B2 (en) Quantum circuit decomposition by integer programming
US20200184025A1 (en) Gate fusion for measure in quantum computing simulation
Nicolas Scala for machine learning
CN107392319A (zh) 生成机器学习样本的组合特征的方法及系统
CN105825269B (zh) 一种基于并行自动编码机的特征学习方法及系统
CN110162766B (zh) 词向量更新方法和装置
US10885678B2 (en) Facilitating quantum tomography
Wu et al. Graph neural networks for efficient clock tree synthesis optimization in complex SoC designs
CN107909087A (zh) 生成机器学习样本的组合特征的方法及系统
EP4505297A1 (en) Automatic differentiation and optimization of heterogeneous simulation intelligence system
US11704455B2 (en) Representing the operation of a quantum computing device over time
Ma The analysis of the internet of things database query and optimization using deep learning network model
US20200320421A1 (en) Quantum data post-processing
Ćirić et al. Application of Explainable AI algorithms in Machine Learning Models for Time Series Forecasting: A Survey
Hussain Readle: A Formal Framework for Designing AI-based Edge Systems
Wang et al. Cognitive Edge Computing: A Comprehensive Survey on Optimizing Large Models and AI Agents for Pervasive Deployment
Ramírez et al. E2SCAPy: Electric and electronic symbolic circuit analysis in python
Yu et al. A Lightweight Data Selection Network for Image Classification via Policy Gradient
CN120632107A (zh) 基于反事实推断与双重学习的情感分析去偏方法及系统

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210614

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210623

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20220502

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20220628

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220712

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220720

R150 Certificate of patent or registration of utility model

Ref document number: 7110357

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150