JP7031962B2 - Covering member used for processing method of package substrate and processing method of package substrate - Google Patents

Covering member used for processing method of package substrate and processing method of package substrate Download PDF

Info

Publication number
JP7031962B2
JP7031962B2 JP2017157883A JP2017157883A JP7031962B2 JP 7031962 B2 JP7031962 B2 JP 7031962B2 JP 2017157883 A JP2017157883 A JP 2017157883A JP 2017157883 A JP2017157883 A JP 2017157883A JP 7031962 B2 JP7031962 B2 JP 7031962B2
Authority
JP
Japan
Prior art keywords
covering member
package substrate
cut
cutting
cutting blade
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017157883A
Other languages
Japanese (ja)
Other versions
JP2019036660A (en
Inventor
逸人 木内
智洋 金子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Corp filed Critical Disco Corp
Priority to JP2017157883A priority Critical patent/JP7031962B2/en
Publication of JP2019036660A publication Critical patent/JP2019036660A/en
Application granted granted Critical
Publication of JP7031962B2 publication Critical patent/JP7031962B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は、パッケージ基板の加工方法及びパッケージ基板の加工方法に用いる被覆部材
に関する。
The present invention relates to a package substrate processing method and a covering member used in the package substrate processing method.

半導体デバイスチップをモールド樹脂や金属電極でパッケージングしたパッケージデバイスチップが知られている。パッケージデバイスチップは、SOP(Small Outline Package)、BGA(Ball Grid Array)等様々な種類が知られているが、金属枠体(リードフレーム)とモールド樹脂でパッケージングされたQFN(Quad Flat Non-Leaded Package)というパッケージデバイスチップも広く流通している。 A packaged device chip in which a semiconductor device chip is packaged with a mold resin or a metal electrode is known. Various types of package device chips such as SOP (Small Outline Package) and BGA (Ball Grid Array) are known, but QFN (Quad Flat Non-) packaged with a metal frame (lead frame) and mold resin. A package device chip called Leaded Package) is also widely distributed.

QFNは、金属枠体に搭載された複数のデバイスチップをモールド樹脂層で覆ったパッケージ基板を切削ブレードで切削して個々のデバイスチップに分割することにより製造される。 The QFN is manufactured by cutting a package substrate in which a plurality of device chips mounted on a metal frame are covered with a mold resin layer with a cutting blade and dividing them into individual device chips.

特開2007-258590号公報Japanese Unexamined Patent Publication No. 2007-258590

しかし、従来のパッケージ基板の加工方法では、金属枠体で形成された電極を切削ブレードで切削する際、金属のバリの発生や切削ブレードの切削力不足による異常摩耗等が発生し、課題があるものである。 However, the conventional method for processing a package substrate has a problem in that when an electrode formed of a metal frame is cut with a cutting blade, metal burrs are generated and abnormal wear occurs due to insufficient cutting force of the cutting blade. It is a thing.

特に、QFNパッケージの一形態として、金属の電極に段差を設けたタイプを形成する場合、電極をハーフカットする必要があるが、切削ブレードで除去する体積において、モールド樹脂層に比べ金属の電極を切削する割合が非常に多いため、切削の難易度が高く、大きなバリが発生したり、切削ブレードの異常摩耗が発生し易いという問題がある。 In particular, when forming a type in which a step is provided on a metal electrode as a form of a QFN package, it is necessary to cut the electrode in half. Since the ratio of cutting is very high, there is a problem that the difficulty of cutting is high, large burrs are generated, and abnormal wear of the cutting blade is likely to occur.

本発明はこのような点に鑑みてなされたものであり、その目的とするところは、金属のバリの発生を抑制し、切削ブレードの異常摩耗の発生を防止可能なパッケージ基板の加工方法を提供することである。 The present invention has been made in view of such a point, and an object of the present invention is to provide a method for processing a package substrate capable of suppressing the generation of metal burrs and preventing the occurrence of abnormal wear of a cutting blade. It is to be.

本発明によると、デバイスチップが搭載される領域を区画する格子状に形成された複数の分割予定ラインに沿って複数の電極が形成された金属枠体と、該金属枠体の該領域に搭載された複数のデバイスチップと、該複数のデバイスチップを覆うように該金属枠体の裏面側に積層されたモールド樹脂層とを備えるパッケージ基板の加工方法であって、該分割予定ラインに沿って該電極が露出した該パッケージ基板の表面に砥粒を含まない被覆部材を敷設し、少なくとも該複数の分割予定ラインに該被覆部材を装着する被覆部材装着ステップと、該被覆部材が装着された該パッケージ基板を、該被覆部材の上から第1の切削ブレードで切削し、該電極がフルカットされない深さの該分割予定ラインに沿った切削溝を該パッケージ基板の表面に形成するハーフカットステップと、該ハーフカットステップで切削された該被覆部材を該パッケージ基板の表面から剥離する被覆部材剥離ステップと、該被覆部材剥離ステップを実施した後、該第1の切削ブレードより薄い第2の切削ブレードで、該切削溝の中心を該分割予定ラインに沿って切削し、該パッケージ基板を個々のパッケージデバイスチップに分割する分割ステップと、を備え、該被覆部材装着ステップは、所定温度以上の加熱で発砲する熱膨張性微小球が混合された液状樹脂を該パッケージ基板の表面に敷設して、該所定温度未満の加熱、紫外線照射、又は時間経過により該液状樹脂を硬化させて該被覆部材とし、該被覆部材剥離ステップでは、該被覆部材を該所定温度以上に加熱して該熱膨張性微小球を発砲させて硬化した該液状樹脂に凹凸を形成して該液状樹脂から成る被覆部材の剥離を容易にしてから該被覆部材を剥離し、該ハーフカットステップでは、該被覆部材の切削により該切削ブレードの目立てを行い、該電極の切削屑による該切削ブレードの目詰まりを抑制し、該被覆部材を切削することにより該電極のバリの発生を抑制することを特徴とするパッケージ基板の加工方法が提供される。 According to the present invention, a metal frame body in which a plurality of electrodes are formed along a plurality of planned division lines formed in a grid pattern that divides a region in which a device chip is mounted, and a metal frame body mounted in the region of the metal frame body. A method for processing a package substrate including a plurality of device chips and a molded resin layer laminated on the back surface side of the metal frame so as to cover the plurality of device chips, along the planned division line. A covering member mounting step in which a covering member containing no abrasive grains is laid on the surface of the package substrate on which the electrodes are exposed and the covering member is mounted on at least a plurality of scheduled division lines, and the covering member is mounted. A half-cut step in which the package substrate is cut from above the covering member with a first cutting blade to form a cutting groove on the surface of the package substrate along the planned division line at a depth at which the electrode is not fully cut. A second cutting blade thinner than the first cutting blade after performing the covering member peeling step of peeling the covering member cut in the half-cut step from the surface of the package substrate and the covering member peeling step. The center of the cutting groove is cut along the planned division line, and the package substrate is divided into individual package device chips. The covering member mounting step is heated to a predetermined temperature or higher. A liquid resin mixed with heat-expandable microspheres to be fired is laid on the surface of the package substrate, and the liquid resin is cured by heating below a predetermined temperature, irradiation with ultraviolet rays, or the passage of time to form the covering member. In the covering member peeling step, the covering member is heated to a predetermined temperature or higher to shoot the heat-expandable microspheres to form irregularities on the cured liquid resin, and the covering member made of the liquid resin is peeled off. After facilitating, the covering member is peeled off, and in the half-cut step, the cutting blade is sharpened by cutting the covering member, clogging of the cutting blade due to cutting chips of the electrode is suppressed, and the covering member is suppressed. Provided is a method for processing a package substrate, which comprises suppressing the generation of burrs on the electrode by cutting the metal .

好ましくは、被覆部材は、外的刺激により粘着力が低下する粘着剤層を備える粘着テープから構成される。 Preferably, the covering member is composed of an adhesive tape provided with an adhesive layer whose adhesive strength is reduced by an external stimulus.

本発明のパッケージ基板の加工方法によると、分割予定ライン上に粘着テープやワックス等の粘着材層を備える被覆部材を積層し、被覆部材と共に電極を分割予定ラインに沿ってハーフカットすることにより、切削ブレードの目立てや目詰まり除去効果が発揮され、金属のバリの発生を抑制しつつ良好な状態で電極のハーフカットを実施することができる。 According to the method for processing a package substrate of the present invention, a covering member having an adhesive layer such as an adhesive tape or wax is laminated on a planned division line, and the electrode is half-cut along the planned division line together with the covering member. The effect of sharpening the cutting blade and removing clogging is exhibited, and it is possible to carry out half-cutting of the electrode in a good condition while suppressing the generation of metal burrs.

図1(A)はパッケージ基板の平面図、図1(B)はパッケージ基板の裏面図、図1(C)はパッケージ基板の側面図である。1A is a plan view of the package substrate, FIG. 1B is a back view of the package substrate, and FIG. 1C is a side view of the package substrate. パッケージ基板をダイシングテープを介して環状フレームで支持した状態のフレームユニットの平面図である。It is a top view of the frame unit in a state where a package substrate is supported by an annular frame via a dicing tape. フレームユニットのパッケージ基板上に被覆部材を装着する被覆部材装着ステップを示す平面図である。It is a top view which shows the covering member mounting step which mounts a covering member on the package substrate of a frame unit. パッケージ基板の模式的断面図である。It is a schematic cross-sectional view of a package substrate. ハーフカットステップを示す断面図である。It is sectional drawing which shows the half-cut step. 図6(A)はハーフカットステップを実施した後のパッケージ基板の部分拡大平面図、図6(B)は図6(A)の6B-6B線断面図である。6 (A) is a partially enlarged plan view of the package substrate after performing the half-cut step, and FIG. 6 (B) is a sectional view taken along line 6B-6B of FIG. 6 (A). 図7(A)は外的刺激付与ステップを示す断面図、図7(B)は被覆部材剥離ステップを示す断面図である。FIG. 7A is a cross-sectional view showing an external stimulus applying step, and FIG. 7B is a cross-sectional view showing a covering member peeling step. 分割ステップを示す断面図である。It is sectional drawing which shows the division step. パッケージデバイスチップの斜視図である。It is a perspective view of a package device chip.

以下、本発明の実施形態を図面を参照して詳細に説明する。図1(A)を参照すると、本発明の加工方法の加工対象となるパッケージ基板の一例の平面図が示されている。図1(B)はパッケージ基板の裏面図、図1(C)はパッケージ基板の側面図である。 Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings. With reference to FIG. 1A, a plan view of an example of a package substrate to be processed by the processing method of the present invention is shown. 1 (B) is a back view of the package substrate, and FIG. 1 (C) is a side view of the package substrate.

パッケージ基板2は、矩形状の金属枠体(リードフレーム)4を有しており、金属枠体4の外周余剰領域5及び非デバイス領域5aによって囲繞された領域には、図示の例では3つのデバイス領域6a,6b,6cが存在する。 The package substrate 2 has a rectangular metal frame (lead frame) 4, and in the region surrounded by the outer peripheral surplus region 5 and the non-device region 5a of the metal frame 4, there are three in the illustrated example. There are device areas 6a, 6b, 6c.

各デバイス領域6a,6b,6cにおいては、互いに直交するように縦横に設けられた分割予定ライン8によって区画された複数の領域にデバイスチップ搭載部10が画成され、個々のデバイスチップ搭載部10の4辺に沿って複数の電極12が形成されている。 In each of the device regions 6a, 6b, and 6c, the device chip mounting portions 10 are defined in a plurality of regions partitioned by the scheduled division lines 8 provided vertically and horizontally so as to be orthogonal to each other, and the individual device chip mounting portions 10 are defined. A plurality of electrodes 12 are formed along the four sides of the above.

各電極12同士は金属枠体4にモールドされたモールド樹脂層14により絶縁されている。第1の方向に伸長する分割予定ライン8及び第1の方向に直交する第2の方向に伸長する分割予定ライン8を切削することにより、切削溝の両側に各デバイスチップの電極12が現れる。 Each of the electrodes 12 is insulated from each other by a molded resin layer 14 molded into a metal frame 4. By cutting the scheduled split line 8 extending in the first direction and the scheduled split line 8 extending in the second direction orthogonal to the first direction, the electrodes 12 of each device chip appear on both sides of the cutting groove.

デバイス領域6a,6b,6cの各デバイスチップ搭載部10の裏面には図示しないデバイスチップが搭載されており、各デバイスチップに備えた電極と電極12とがボンディングワイヤー接続されている。 A device chip (not shown) is mounted on the back surface of each device chip mounting portion 10 of the device regions 6a, 6b, and 6c, and the electrodes provided on each device chip and the electrodes 12 are connected by bonding wires.

そして、デバイス領域6a,6b,6cの各デバイスチップは樹脂によって封止されるように各デバイス領域6a,6b,6Cの裏面にはモールド樹脂層14が形成されている。図1(C)に示すように、パッケージ基板12は多少の反りを有している。 A mold resin layer 14 is formed on the back surface of each device region 6a, 6b, 6C so that each device chip of the device regions 6a, 6b, 6c is sealed with a resin. As shown in FIG. 1 (C), the package substrate 12 has some warpage.

本発明実施形態の加工方法を実施するのにあたり、図2に示すように、パッケージ基板2はその裏面が外周部が環状フレームFに装着された粘着テープであるダイシングテープTに貼着され、フレームユニット16の状態で切削装置に投入される。 In carrying out the processing method of the embodiment of the present invention, as shown in FIG. 2, the back surface of the package substrate 2 is attached to a dicing tape T, which is an adhesive tape whose outer peripheral portion is attached to an annular frame F, and the frame is framed. It is charged into the cutting device in the state of the unit 16.

本発明実施形態の加工方法の最大の特徴は、切削装置でパッケージ基板2の切削を実施する前に、図3に示すように、分割予定ライン8に沿って金属の電極12が露出したパッケージ基板2の表面に被覆部材18を敷設し、少なくとも分割予定ライン8に被覆部材18を装着する被覆部材装着ステップを実施することである。本実施形態では、パッケージ基板2の表面全面に被覆部材18を貼着した。 The most important feature of the processing method of the present invention is that the metal electrode 12 is exposed along the planned division line 8 as shown in FIG. 3 before the package substrate 2 is cut by the cutting apparatus. The covering member 18 is laid on the surface of 2, and the covering member mounting step of mounting the covering member 18 on at least the planned division line 8 is performed. In this embodiment, the covering member 18 is attached to the entire surface of the package substrate 2.

被覆部材は、粘着テープ、ワックス又は液状樹脂から構成される。粘着テープは、紫外線照射又は加熱等による外的刺激により粘着力が低下する粘着材層22を備えている。ワックスと液状樹脂は、パッケージ基板の表面に敷設された後、外的刺激(紫外線照射又は加熱等)により硬化させる。 The covering member is composed of adhesive tape, wax or liquid resin. The adhesive tape includes an adhesive layer 22 whose adhesive strength is reduced by an external stimulus such as irradiation with ultraviolet rays or heating. The wax and the liquid resin are laid on the surface of the package substrate and then cured by an external stimulus (ultraviolet irradiation, heating, etc.).

被覆部材18は粘着材層(糊層)22に砥粒が混合された粘着テープ18、砥粒が混合された熱可塑性ワックス、又は砥粒が混合された液状樹脂から構成されてもよい。 The covering member 18 may be composed of an adhesive tape 18 in which abrasive grains are mixed in an adhesive layer (glue layer) 22, a thermoplastic wax in which abrasive grains are mixed, or a liquid resin in which abrasive grains are mixed.

図4はパッケージ基板2の金属枠体4上に被覆部材である粘着テープ18が貼着され、金属枠体の裏面にデバイスチップを覆うモールド樹脂層14が形成された状態の模式的断面図を示しており、粘着テープ18はベースフィルム20上に砥粒が混合された粘着材層22を塗布して構成されている。 FIG. 4 is a schematic cross-sectional view of a state in which an adhesive tape 18 as a covering member is attached on a metal frame 4 of a package substrate 2 and a mold resin layer 14 covering a device chip is formed on the back surface of the metal frame 4. The adhesive tape 18 is formed by applying an adhesive layer 22 in which abrasive grains are mixed on a base film 20.

粘着テープ18の粘着材層22又は被覆部材としての熱可塑性ワックスは、切削ブレードで被覆部材18を切削する際、切削ブレードの消耗が促進され、切削ブレードの目詰まりや偏摩耗を防止することができる。 The thermoplastic wax as the adhesive layer 22 or the covering member of the adhesive tape 18 promotes the consumption of the cutting blade when the covering member 18 is cut by the cutting blade, and can prevent the cutting blade from being clogged or unevenly worn. can.

表1に被覆部材の種類に応じたバリの抑制、ブレードの消耗、被覆部材の厚さ、ハーフカットステップ後の被覆部材の剥離方法を示す。 Table 1 shows the suppression of burrs according to the type of the covering member, the wear of the blade, the thickness of the covering member, and the peeling method of the covering member after the half-cut step.

Figure 0007031962000001
Figure 0007031962000001

表1でバリの抑制効果がある場合は○印を、ブレードの消耗を促進させる効果がある場合は○印を付している。上述した実施形態では、粘着テープの粘着材層又は熱可塑性ワックス中に砥粒を混合した被覆部材が好適に使用可能であるとして説明したが、粘着テープの粘着材層又は熱可塑性ワックス中に必ずしも砥粒を混合させなくても、バリの抑制効果、ブレードの目立て効果及びブレードの目詰まり防止の効果があることを確認している。 In Table 1, if there is an effect of suppressing burrs, it is marked with a circle, and if it has an effect of promoting wear of the blade, it is marked with a circle. In the above-described embodiment, it has been described that a coating member in which abrasive grains are mixed in an adhesive layer or a thermoplastic wax of an adhesive tape can be preferably used, but it is not always the case in the adhesive layer or the thermoplastic wax of the adhesive tape. It has been confirmed that there is an effect of suppressing burrs, an effect of sharpening the blade, and an effect of preventing clogging of the blade without mixing the abrasive grains.

(第1実施例)
被覆部材貼着ステップ:液状樹脂敷設後、加熱又は紫外線照射、又は時間経過による1次硬化を実施する。
被覆部材剥離ステップ:1次硬化より高温で再加熱して被覆部材を軟化させ、被覆部材に粘着テープを貼着して、一気に剥離する。
(First Example)
Covering member attachment step: After laying the liquid resin, heat or irradiate with ultraviolet rays, or perform primary curing over time.
Covering member peeling step: Reheat at a higher temperature than the primary curing to soften the covering member, attach an adhesive tape to the covering member, and peel off at once.

(第2実施例)
被覆部材貼着ステップ:液状樹脂に所定温度以上の熱により発砲する熱膨張性微小球を混合する。微小球入り液状樹脂敷設後、所定温度以下の過熱、紫外線照射、又は時間経過による1次硬化を実施する。
被覆部材剥離ステップ:所定温度以上に加熱して熱膨張性微小球を発砲させ、硬化した液状樹脂に凹凸を形成して剥離され易くする。
(Second Example)
Covering member attachment step: A heat-expandable microsphere that fires when heated to a predetermined temperature or higher is mixed with a liquid resin. After laying the liquid resin containing microspheres, the primary curing is carried out by overheating below a predetermined temperature, irradiating with ultraviolet rays, or by elapse of time.
Coating member peeling step: The heat-expandable microspheres are fired by heating to a predetermined temperature or higher to form irregularities on the cured liquid resin to facilitate peeling.

パッケージ基板2の表面に被覆部材18を貼着した後、図5に示すように、パッケージ基板2を、被覆部材18の上からスピンドル24(図8参照)の先端に装着された第1の切削ブレード28で分割予定ライン8に沿って切削し、電極12がフルカットされない深さの切削溝29を分割予定ライン8に沿ってパッケージ基板2の表面に形成するハーフカットステップを実施する。図5の一部を拡大した拡大断面図には、電極12をハーフカットして形成した切削溝29が形成されている。 After the covering member 18 is attached to the surface of the package substrate 2, as shown in FIG. 5, the package substrate 2 is first cut so as to be mounted on the tip of the spindle 24 (see FIG. 8) from above the covering member 18. A half-cut step is performed in which the blade 28 cuts along the planned division line 8 and a cutting groove 29 having a depth at which the electrode 12 is not fully cut is formed on the surface of the package substrate 2 along the planned division line 8. In the enlarged cross-sectional view obtained by enlarging a part of FIG. 5, a cutting groove 29 formed by half-cutting the electrode 12 is formed.

実際には、電極12は分割予定ライン8に沿って飛び飛びに形成されているため、ハーフカットステップ実施後の電極12の周辺部分は図6(A)及び図6(B)に示すような状態となる。 Actually, since the electrode 12 is formed in a discrete manner along the scheduled division line 8, the peripheral portion of the electrode 12 after the half-cut step is in the state as shown in FIGS. 6 (A) and 6 (B). It becomes.

本実施形態のハーフカットステップでは、電極12を被覆部材18と共に切削して、電極12をハーフカットする。従って、ハーフカットステップで電極12を除去する体積よりも被覆部材18を除去する体積の方が大きいため、電極12を切削する際のバリの発生を抑制することができる。 In the half-cut step of the present embodiment, the electrode 12 is cut together with the covering member 18, and the electrode 12 is half-cut. Therefore, since the volume for removing the covering member 18 is larger than the volume for removing the electrode 12 in the half-cut step, it is possible to suppress the generation of burrs when cutting the electrode 12.

更に、被覆部材18の粘着材層22中に砥粒が含まれているため、ハーフカットステップを実施することにより切削ブレード28の目立てをすることができると共に、切削ブレード28の目詰まりを除去する効果も発揮される。 Further, since the abrasive grains are contained in the adhesive layer 22 of the covering member 18, the cutting blade 28 can be sharpened by performing the half-cut step, and the clogging of the cutting blade 28 can be removed. The effect is also exhibited.

ハーフカットステップを実施すると、切削ブレード28に付着する金属製の電極12の切削屑の付着が被覆部材18を切削することで抑制される。 When the half-cut step is performed, the adhesion of the cutting chips of the metal electrode 12 adhering to the cutting blade 28 is suppressed by cutting the covering member 18.

ハーフカットステップを実施した後、ハーフカットステップで切削された被覆部材18をパッケージ基板2の表面から剥離する被覆部材剥離ステップを実施する。好ましくは、被覆部材剥離ステップでは、図7(A)に示すように、被覆部材18に紫外線照射又は加熱等の外的刺激30を付与し、被覆部材18の粘着材層22の粘着力を低下させた後、図7(B)に示すように、被覆部材18を剥離して、分割予定ライン8の両側に電極12を露出させる。 After performing the half-cut step, the covering member peeling step of peeling the covering member 18 cut in the half-cut step from the surface of the package substrate 2 is carried out. Preferably, in the covering member peeling step, as shown in FIG. 7A, an external stimulus 30 such as ultraviolet irradiation or heating is applied to the covering member 18 to reduce the adhesive strength of the pressure-sensitive adhesive layer 22 of the covering member 18. Then, as shown in FIG. 7B, the covering member 18 is peeled off to expose the electrodes 12 on both sides of the scheduled division line 8.

被覆部材18を剥離した後、図8に示すように、第1の切削ブレード28より薄い第2の切削ブレード28Aで、切削溝29の中心を切削し、パッケージ基板2を個々のパッケージデバイスチップ32に分割する分割ステップを実施する。 After the covering member 18 is peeled off, as shown in FIG. 8, the center of the cutting groove 29 is cut with the second cutting blade 28A thinner than the first cutting blade 28, and the package substrate 2 is cut into individual package device chips 32. Perform a split step to split into.

図9には本実施形態の加工方法で製造されたパッケージデバイスチップ32の斜視図が示されている。図9から明らかなように、2段階切削を実施したため、各電極12には段差が形成されている。 FIG. 9 shows a perspective view of the package device chip 32 manufactured by the processing method of the present embodiment. As is clear from FIG. 9, since the two-step cutting was performed, a step is formed in each electrode 12.

2 パッケージ基板
4 金属枠体(リードフレーム)
6a,6b,6c デバイス領域
8 分割予定ライン
10 デバイスチップ搭載部
12 電極
14 モールド樹脂層
16 フレームユニット
18 被覆部材
22 粘着材層
28,28A 切削ブレード
29 切削溝
30 外的刺激
32 パッケージデバイスチップ(QFN)
2 Package board 4 Metal frame (lead frame)
6a, 6b, 6c Device area 8 Scheduled division line 10 Device chip mounting part 12 Electrode 14 Mold resin layer 16 Frame unit 18 Coating member 22 Adhesive layer 28, 28A Cutting blade 29 Cutting groove 30 External stimulation 32 Package device chip (QFN) )

Claims (1)

デバイスチップが搭載される領域を区画する格子状に形成された複数の分割予定ラインに沿って複数の電極が形成された金属枠体と、該金属枠体の該領域に搭載された複数のデバイスチップと、該複数のデバイスチップを覆うように該金属枠体の裏面側に積層されたモールド樹脂層とを備えるパッケージ基板の加工方法であって、
該分割予定ラインに沿って該電極が露出した該パッケージ基板の表面に砥粒を含まない被覆部材を敷設し、少なくとも該複数の分割予定ラインに該被覆部材を装着する被覆部材装着ステップと、
該被覆部材が装着された該パッケージ基板を、該被覆部材の上から第1の切削ブレードで切削し、該電極がフルカットされない深さの該分割予定ラインに沿った切削溝を該パッケージ基板の表面に形成するハーフカットステップと、
該ハーフカットステップで切削された該被覆部材を該パッケージ基板の表面から剥離する被覆部材剥離ステップと、
該被覆部材剥離ステップを実施した後、該第1の切削ブレードより薄い第2の切削ブレードで、該切削溝の中心を該分割予定ラインに沿って切削し、該パッケージ基板を個々のパッケージデバイスチップに分割する分割ステップと、を備え、
該被覆部材装着ステップは、所定温度以上の加熱で発砲する熱膨張性微小球が混合された液状樹脂を該パッケージ基板の表面に敷設して、該所定温度未満の加熱、紫外線照射、又は時間経過により該液状樹脂を硬化させて該被覆部材とし、
該被覆部材剥離ステップでは、該被覆部材を該所定温度以上に加熱して該熱膨張性微小球を発砲させて硬化した該液状樹脂に凹凸を形成して該液状樹脂から成る被覆部材の剥離を容易にしてから該被覆部材を剥離し、
該ハーフカットステップでは、該被覆部材の切削により該切削ブレードの目立てを行い、該電極の切削屑による該切削ブレードの目詰まりを抑制し、該被覆部材を切削することにより該電極のバリの発生を抑制することを特徴とするパッケージ基板の加工方法。
A metal frame in which a plurality of electrodes are formed along a plurality of planned division lines formed in a grid pattern for partitioning an area on which a device chip is mounted, and a plurality of devices mounted in the area of the metal frame. A method for processing a package substrate including a chip and a molded resin layer laminated on the back surface side of the metal frame so as to cover the plurality of device chips.
A covering member mounting step in which a covering member containing no abrasive grains is laid on the surface of the package substrate on which the electrodes are exposed along the planned division line, and the covering member is mounted on at least the plurality of scheduled division lines.
The package substrate on which the covering member is mounted is cut from above the covering member with a first cutting blade, and a cutting groove along the planned division line at a depth at which the electrode is not fully cut is formed in the package substrate. Half-cut steps formed on the surface and
A covering member peeling step for peeling the covering member cut in the half-cut step from the surface of the package substrate, and a covering member peeling step.
After performing the covering member peeling step, the center of the cutting groove is cut along the planned division line with a second cutting blade thinner than the first cutting blade, and the package substrate is cut into individual package device chips. With a split step, which splits into
In the covering member mounting step, a liquid resin mixed with heat-expandable microspheres that fire when heated to a predetermined temperature or higher is laid on the surface of the package substrate, and heating to a temperature lower than the predetermined temperature, ultraviolet irradiation, or time elapsed. To cure the liquid resin to form the covering member.
In the covering member peeling step, the covering member is heated to a predetermined temperature or higher to shoot the heat-expandable microspheres to form irregularities on the cured liquid resin, and the covering member made of the liquid resin is peeled off. After facilitating, the covering member is peeled off,
In the half-cut step, the cutting blade is sharpened by cutting the covering member, clogging of the cutting blade due to cutting chips of the electrode is suppressed, and burrs on the electrode are generated by cutting the covering member. A method for processing a package substrate, which is characterized by suppressing .
JP2017157883A 2017-08-18 2017-08-18 Covering member used for processing method of package substrate and processing method of package substrate Active JP7031962B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2017157883A JP7031962B2 (en) 2017-08-18 2017-08-18 Covering member used for processing method of package substrate and processing method of package substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017157883A JP7031962B2 (en) 2017-08-18 2017-08-18 Covering member used for processing method of package substrate and processing method of package substrate

Publications (2)

Publication Number Publication Date
JP2019036660A JP2019036660A (en) 2019-03-07
JP7031962B2 true JP7031962B2 (en) 2022-03-08

Family

ID=65637769

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017157883A Active JP7031962B2 (en) 2017-08-18 2017-08-18 Covering member used for processing method of package substrate and processing method of package substrate

Country Status (1)

Country Link
JP (1) JP7031962B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114122240B (en) * 2021-11-24 2023-05-16 重庆康佳光电技术研究院有限公司 Chip packaging structure and preparation method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013033801A (en) 2011-08-01 2013-02-14 Disco Abrasive Syst Ltd Method of cutting workpiece
JP2015142088A (en) 2014-01-30 2015-08-03 株式会社ディスコ Package substrate dividing method
JP2015213969A (en) 2014-05-08 2015-12-03 株式会社ディスコ Dress sheet and processing method using dress sheet

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013033801A (en) 2011-08-01 2013-02-14 Disco Abrasive Syst Ltd Method of cutting workpiece
JP2015142088A (en) 2014-01-30 2015-08-03 株式会社ディスコ Package substrate dividing method
JP2015213969A (en) 2014-05-08 2015-12-03 株式会社ディスコ Dress sheet and processing method using dress sheet

Also Published As

Publication number Publication date
JP2019036660A (en) 2019-03-07

Similar Documents

Publication Publication Date Title
CN103700584B (en) Surface protection component and processing method
TWI811317B (en) Processing method of plate
TWI764038B (en) Die-bonding dicing sheet and manufacturing method of semiconductor device
TWI601218B (en) Method for manufacturing a chip package having a high-temperature coating layer
TWI581381B (en) Semiconductor package structure and packaging method thereof
JP7031962B2 (en) Covering member used for processing method of package substrate and processing method of package substrate
TW201501222A (en) Method for manufacturing semiconductor chip
JP6698647B2 (en) Method of manufacturing semiconductor device
JPH07263382A (en) Tape for fixing wafer
JP7075791B2 (en) Semiconductor package manufacturing method
JP2017084903A (en) Method of manufacturing semiconductor device
JPH0574934A (en) Method for forming thin chip
JP6876614B2 (en) Manufacturing method of semiconductor devices and sheets for forming protective films
JP7438973B2 (en) Manufacturing method of semiconductor device
TW201906028A (en) Semiconductor package manufacturing method
JP7313259B2 (en) Processing method of resin substrate
JP3173464B2 (en) Method for manufacturing semiconductor device
JP6058414B2 (en) Manufacturing method of semiconductor chip
JP3222185U (en) Packaged device
JPWO2003003445A1 (en) Underfill sheet material, semiconductor chip underfill method, and semiconductor chip mounting method
JP2004327724A (en) Semiconductor device and manufacturing method therefor
JP2004031639A (en) Method for manufacturing resin sealed semiconductor device
TWI739944B (en) Manufacturing method of semiconductor device
JP7402176B2 (en) Manufacturing method of semiconductor device
JP6890894B2 (en) Manufacturing method of holding jig

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20200602

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20210423

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20210525

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210712

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20211005

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20211119

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220222

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220222

R150 Certificate of patent or registration of utility model

Ref document number: 7031962

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150