JP6535253B2 - 複数のリンクされるメモリリストを利用する方法および装置 - Google Patents

複数のリンクされるメモリリストを利用する方法および装置 Download PDF

Info

Publication number
JP6535253B2
JP6535253B2 JP2015170003A JP2015170003A JP6535253B2 JP 6535253 B2 JP6535253 B2 JP 6535253B2 JP 2015170003 A JP2015170003 A JP 2015170003A JP 2015170003 A JP2015170003 A JP 2015170003A JP 6535253 B2 JP6535253 B2 JP 6535253B2
Authority
JP
Japan
Prior art keywords
memory
address
pointer
linked
memory list
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015170003A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016195375A5 (cg-RX-API-DMAC7.html
JP2016195375A (ja
Inventor
ヴァンシ・パンチャグラ
スーリン・パテル
ケクィン・ハン
ツァヒ・ダニエル
Original Assignee
エックスプライアント， インコーポレイテッド
エックスプライアント， インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by エックスプライアント， インコーポレイテッド, エックスプライアント， インコーポレイテッド filed Critical エックスプライアント， インコーポレイテッド
Publication of JP2016195375A publication Critical patent/JP2016195375A/ja
Publication of JP2016195375A5 publication Critical patent/JP2016195375A5/ja
Application granted granted Critical
Publication of JP6535253B2 publication Critical patent/JP6535253B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9005—Buffering arrangements using dynamic buffer space allocation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling
    • H04L47/62—Queue scheduling characterised by scheduling criteria
    • H04L47/622—Queue service order
    • H04L47/6225—Fixed service order, e.g. Round Robin
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9015—Buffering arrangements for supporting a linked list

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP2015170003A 2015-03-31 2015-08-31 複数のリンクされるメモリリストを利用する方法および装置 Active JP6535253B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/675,450 US10484311B2 (en) 2015-03-31 2015-03-31 Method and apparatus for using multiple linked memory lists
US14/675,450 2015-03-31

Publications (3)

Publication Number Publication Date
JP2016195375A JP2016195375A (ja) 2016-11-17
JP2016195375A5 JP2016195375A5 (cg-RX-API-DMAC7.html) 2017-05-18
JP6535253B2 true JP6535253B2 (ja) 2019-06-26

Family

ID=53496442

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015170003A Active JP6535253B2 (ja) 2015-03-31 2015-08-31 複数のリンクされるメモリリストを利用する方法および装置

Country Status (6)

Country Link
US (2) US10484311B2 (cg-RX-API-DMAC7.html)
EP (1) EP3076621A1 (cg-RX-API-DMAC7.html)
JP (1) JP6535253B2 (cg-RX-API-DMAC7.html)
KR (1) KR102082020B1 (cg-RX-API-DMAC7.html)
CN (2) CN113242186B (cg-RX-API-DMAC7.html)
TW (1) TWI684344B (cg-RX-API-DMAC7.html)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102984083B (zh) * 2012-11-19 2018-07-24 南京中兴新软件有限责任公司 队列管理方法及装置
US10484311B2 (en) * 2015-03-31 2019-11-19 Cavium, Llc Method and apparatus for using multiple linked memory lists
CN105162724B (zh) * 2015-07-30 2018-06-26 华为技术有限公司 一种数据入队与出队方法及队列管理单元
US10833843B1 (en) 2015-12-03 2020-11-10 United Services Automobile Association (USAA0 Managing blockchain access
KR101948988B1 (ko) * 2016-12-12 2019-02-15 주식회사 엘지유플러스 캐시를 이용한 파일 실행 방법 및 그 장치
CN112087394B (zh) * 2017-02-17 2025-01-14 华为技术有限公司 一种报文处理方法及装置
US10402320B1 (en) * 2018-02-27 2019-09-03 Oracle International Corporation Verifying the validity of a transition from a current tail template to a new tail template for a fused object
US10901887B2 (en) 2018-05-17 2021-01-26 International Business Machines Corporation Buffered freepointer management memory system
CN112311696B (zh) * 2019-07-26 2022-06-10 瑞昱半导体股份有限公司 网络封包接收装置及方法
US11240151B2 (en) * 2019-12-10 2022-02-01 Juniper Networks, Inc. Combined input and output queue for packet forwarding in network devices
CN113132449A (zh) * 2020-01-16 2021-07-16 京东方科技集团股份有限公司 一种调度方法、装置及设备
US11437081B2 (en) 2020-08-12 2022-09-06 Taiwan Semiconductor Manufacturing Company Limited Buffer control of multiple memory banks
US11043250B1 (en) * 2020-08-12 2021-06-22 Taiwan Semiconductor Manufacturing Company Limited Buffer control of multiple memory banks
CN112559400B (zh) * 2020-12-03 2024-07-09 南京盛科通信有限公司 多级调度装置、方法、网络芯片及计算机可读存储介质
CN116438787A (zh) * 2020-12-22 2023-07-14 华为技术有限公司 低延迟软件定义广域网架构
KR20220109213A (ko) 2021-01-28 2022-08-04 하준우 발코니 문
US20240126595A1 (en) * 2022-10-13 2024-04-18 Cortina Access, Inc. Method and apparatus for managing a queue and queue management device
KR102789200B1 (ko) * 2023-11-13 2025-03-31 리벨리온 주식회사 메모리 내 멀티 데이터 스트림을 단일 데이터 버퍼에 버퍼링하기 위한 직접 메모리 접근 장치 및 그의 동작 방법
CN119046186B (zh) * 2024-10-30 2025-03-14 合肥康芯威存储技术有限公司 一种存储器及缓存块的优化方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3117133B2 (ja) 1999-02-16 2000-12-11 日本電気株式会社 フレーム組み立て回路及びフレーム組み立て方法
US7627870B1 (en) * 2001-04-28 2009-12-01 Cisco Technology, Inc. Method and apparatus for a data structure comprising a hierarchy of queues or linked list data structures
US7003597B2 (en) * 2003-07-09 2006-02-21 International Business Machines Corporation Dynamic reallocation of data stored in buffers based on packet size
US7290110B2 (en) 2003-09-11 2007-10-30 International Business Machines Corporation System and method of squeezing memory slabs empty
US7796627B2 (en) 2004-08-12 2010-09-14 Broadcom Corporation Apparatus and system for coupling and decoupling initiator devices to a network using an arbitrated loop without disrupting the network
JP4952642B2 (ja) 2008-04-15 2012-06-13 富士通株式会社 パケット転送装置およびパケット破棄方法
US8650364B2 (en) 2008-05-28 2014-02-11 Vixs Systems, Inc. Processing system with linked-list based prefetch buffer and methods for use therewith
CN101605100B (zh) * 2009-07-15 2012-04-25 华为技术有限公司 队列存储空间的管理方法和设备
US8312243B2 (en) 2009-07-16 2012-11-13 Lantiq Deutschland Gmbh Memory management in network processors
JP2011254149A (ja) 2010-05-31 2011-12-15 Nippon Telegr & Teleph Corp <Ntt> 情報処理装置、情報処理方法およびプログラム
US8565092B2 (en) 2010-11-18 2013-10-22 Cisco Technology, Inc. Dynamic flow redistribution for head of line blocking avoidance
CN102437929B (zh) * 2011-12-16 2014-05-07 华为技术有限公司 队列管理中的数据出队方法及装置
US9438527B2 (en) * 2012-05-24 2016-09-06 Marvell World Trade Ltd. Flexible queues in a network switch
US9674086B2 (en) * 2013-11-05 2017-06-06 Cisco Technology, Inc. Work conserving schedular based on ranking
US10484311B2 (en) * 2015-03-31 2019-11-19 Cavium, Llc Method and apparatus for using multiple linked memory lists

Also Published As

Publication number Publication date
US20200044989A1 (en) 2020-02-06
US20160294735A1 (en) 2016-10-06
CN106209679A (zh) 2016-12-07
US10484311B2 (en) 2019-11-19
KR20160117108A (ko) 2016-10-10
EP3076621A1 (en) 2016-10-05
US11082366B2 (en) 2021-08-03
CN106209679B (zh) 2021-05-11
TW201703475A (zh) 2017-01-16
JP2016195375A (ja) 2016-11-17
CN113242186A (zh) 2021-08-10
CN113242186B (zh) 2024-12-24
TWI684344B (zh) 2020-02-01
KR102082020B1 (ko) 2020-02-26

Similar Documents

Publication Publication Date Title
JP6535253B2 (ja) 複数のリンクされるメモリリストを利用する方法および装置
US10740006B2 (en) System and method for enabling high read rates to data element lists
CN102437929B (zh) 队列管理中的数据出队方法及装置
US20150089095A1 (en) Transactional memory that supports put and get ring commands
US10397144B2 (en) Receive buffer architecture method and apparatus
JP7138190B2 (ja) ネットワークスイッチのキュー
US9785367B2 (en) System and method for enabling high read rates to data element lists
WO2016019554A1 (zh) 一种队列管理的方法和装置
US12341711B1 (en) Spatial dispersion buffer
US20100306483A1 (en) Data Processor with Efficient Scalable Queuing and Method Therefor
CN103220230A (zh) 支持报文交叉存储的动态共享缓冲方法
US11888691B1 (en) Foldable ingress buffer for network apparatuses
US9996468B1 (en) Scalable dynamic memory management in a network device
CN108139767A (zh) 针对网络装置实施分布式链接列表的系统及方法
US9164794B2 (en) Hardware prefix reduction circuit
US9268600B2 (en) Picoengine pool transactional memory architecture
HK1227576A1 (en) Method and apparatus for using multiple linked memory lists
HK1227576B (zh) 用於使用多个链接的存储器列表的方法及装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170323

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170323

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180312

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20180403

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20180619

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180824

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20181218

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20190225

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190528

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190531

R150 Certificate of patent or registration of utility model

Ref document number: 6535253

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

Free format text: JAPANESE INTERMEDIATE CODE: R313113

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250