JP6370988B2 - 圧縮されたデータセグメントのキャッシュライン小型化 - Google Patents

圧縮されたデータセグメントのキャッシュライン小型化 Download PDF

Info

Publication number
JP6370988B2
JP6370988B2 JP2017505616A JP2017505616A JP6370988B2 JP 6370988 B2 JP6370988 B2 JP 6370988B2 JP 2017505616 A JP2017505616 A JP 2017505616A JP 2017505616 A JP2017505616 A JP 2017505616A JP 6370988 B2 JP6370988 B2 JP 6370988B2
Authority
JP
Japan
Prior art keywords
data segment
computing device
offset
address
cache line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2017505616A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017529591A (ja
JP2017529591A5 (enExample
Inventor
アンドリュー・エドムンド・ターナー
ジョージ・パトシララス
ボフスラフ・ライチリック
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2017529591A publication Critical patent/JP2017529591A/ja
Publication of JP2017529591A5 publication Critical patent/JP2017529591A5/ja
Application granted granted Critical
Publication of JP6370988B2 publication Critical patent/JP6370988B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0875—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0886—Variable-length word access
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1021—Hit rate improvement
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/40—Specific encoding of data in memory or cache
    • G06F2212/401—Compressed data
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/45—Caching of specific data in cache memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G06F2212/608—Details relating to cache mapping

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2017505616A 2014-08-05 2015-07-09 圧縮されたデータセグメントのキャッシュライン小型化 Expired - Fee Related JP6370988B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/451,639 US9361228B2 (en) 2014-08-05 2014-08-05 Cache line compaction of compressed data segments
US14/451,639 2014-08-05
PCT/US2015/039736 WO2016022247A1 (en) 2014-08-05 2015-07-09 Cache line compaction of compressed data segments

Publications (3)

Publication Number Publication Date
JP2017529591A JP2017529591A (ja) 2017-10-05
JP2017529591A5 JP2017529591A5 (enExample) 2018-07-19
JP6370988B2 true JP6370988B2 (ja) 2018-08-08

Family

ID=53758529

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017505616A Expired - Fee Related JP6370988B2 (ja) 2014-08-05 2015-07-09 圧縮されたデータセグメントのキャッシュライン小型化

Country Status (5)

Country Link
US (2) US9361228B2 (enExample)
EP (1) EP3178005B1 (enExample)
JP (1) JP6370988B2 (enExample)
CN (1) CN106575263A (enExample)
WO (1) WO2016022247A1 (enExample)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9361228B2 (en) 2014-08-05 2016-06-07 Qualcomm Incorporated Cache line compaction of compressed data segments
JP2016091242A (ja) * 2014-10-31 2016-05-23 富士通株式会社 キャッシュメモリ、キャッシュメモリへのアクセス方法及び制御プログラム
US10025956B2 (en) * 2015-12-18 2018-07-17 Intel Corporation Techniques to compress cryptographic metadata for memory encryption
US9916245B2 (en) * 2016-05-23 2018-03-13 International Business Machines Corporation Accessing partial cachelines in a data cache
US10031834B2 (en) 2016-08-31 2018-07-24 Microsoft Technology Licensing, Llc Cache-based tracing for time travel debugging and analysis
US10031833B2 (en) 2016-08-31 2018-07-24 Microsoft Technology Licensing, Llc Cache-based tracing for time travel debugging and analysis
US10042737B2 (en) 2016-08-31 2018-08-07 Microsoft Technology Licensing, Llc Program tracing for time travel debugging and analysis
US10324851B2 (en) 2016-10-20 2019-06-18 Microsoft Technology Licensing, Llc Facilitating recording a trace file of code execution using way-locking in a set-associative processor cache
US10489273B2 (en) 2016-10-20 2019-11-26 Microsoft Technology Licensing, Llc Reuse of a related thread's cache while recording a trace file of code execution
US10310977B2 (en) 2016-10-20 2019-06-04 Microsoft Technology Licensing, Llc Facilitating recording a trace file of code execution using a processor cache
US10310963B2 (en) 2016-10-20 2019-06-04 Microsoft Technology Licensing, Llc Facilitating recording a trace file of code execution using index bits in a processor cache
US10540250B2 (en) 2016-11-11 2020-01-21 Microsoft Technology Licensing, Llc Reducing storage requirements for storing memory addresses and values
US10318332B2 (en) 2017-04-01 2019-06-11 Microsoft Technology Licensing, Llc Virtual machine execution tracing
US10296442B2 (en) 2017-06-29 2019-05-21 Microsoft Technology Licensing, Llc Distributed time-travel trace recording and replay
US10459824B2 (en) 2017-09-18 2019-10-29 Microsoft Technology Licensing, Llc Cache-based trace recording using cache coherence protocol data
US10558572B2 (en) 2018-01-16 2020-02-11 Microsoft Technology Licensing, Llc Decoupling trace data streams using cache coherence protocol data
US11907091B2 (en) 2018-02-16 2024-02-20 Microsoft Technology Licensing, Llc Trace recording by logging influxes to an upper-layer shared cache, plus cache coherence protocol transitions among lower-layer caches
US10642737B2 (en) 2018-02-23 2020-05-05 Microsoft Technology Licensing, Llc Logging cache influxes by request to a higher-level cache
US10496537B2 (en) 2018-02-23 2019-12-03 Microsoft Technology Licensing, Llc Trace recording by logging influxes to a lower-layer cache based on entries in an upper-layer cache
KR20200006379A (ko) * 2018-07-10 2020-01-20 에스케이하이닉스 주식회사 컨트롤러 및 그것의 동작방법
US10942808B2 (en) * 2018-12-17 2021-03-09 International Business Machines Corporation Adaptive data and parity placement using compression ratios of storage devices
US10997085B2 (en) * 2019-06-03 2021-05-04 International Business Machines Corporation Compression for flash translation layer
CN111367831B (zh) * 2020-03-26 2022-11-11 超睿科技(长沙)有限公司 翻译页表的深度预取方法、部件、微处理器及计算机设备
CN112699063B (zh) * 2021-03-25 2021-06-22 轸谷科技(南京)有限公司 用于解决通用ai处理器存储带宽效率的动态缓存方法
US11601136B2 (en) 2021-06-30 2023-03-07 Bank Of America Corporation System for electronic data compression by automated time-dependent compression algorithm
US11567872B1 (en) * 2021-07-08 2023-01-31 Advanced Micro Devices, Inc. Compression aware prefetch
US11573899B1 (en) * 2021-10-21 2023-02-07 International Business Machines Corporation Transparent interleaving of compressed cache lines
CN114422499B (zh) * 2021-12-27 2023-12-05 北京奇艺世纪科技有限公司 一种文件下载方法、系统及装置
US12014047B2 (en) * 2022-08-24 2024-06-18 Red Hat, Inc. Stream based compressibility with auto-feedback

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07129470A (ja) * 1993-11-09 1995-05-19 Hitachi Ltd ディスク制御方法
JP3426385B2 (ja) * 1995-03-09 2003-07-14 富士通株式会社 ディスク制御装置
US6658552B1 (en) * 1998-10-23 2003-12-02 Micron Technology, Inc. Processing system with separate general purpose execution unit and data string manipulation unit
US6735673B2 (en) * 2002-01-10 2004-05-11 Hewlett-Packard Development Company, L.P. Apparatus and methods for cache line compression
US6952794B2 (en) * 2002-10-10 2005-10-04 Ching-Hung Lu Method, system and apparatus for scanning newly added disk drives and automatically updating RAID configuration and rebuilding RAID data
US7143238B2 (en) 2003-09-30 2006-11-28 Intel Corporation Mechanism to compress data in a cache
US7162584B2 (en) 2003-12-29 2007-01-09 Intel Corporation Mechanism to include hints within compressed data
US7162583B2 (en) 2003-12-29 2007-01-09 Intel Corporation Mechanism to store reordered data with compression
US7257693B2 (en) 2004-01-15 2007-08-14 Intel Corporation Multi-processor computing system that employs compressed cache lines' worth of information and processor capable of use in said system
US7302525B2 (en) 2005-02-11 2007-11-27 International Business Machines Corporation Method and apparatus for efficiently accessing both aligned and unaligned data from a memory
US8341380B2 (en) 2009-09-22 2012-12-25 Nvidia Corporation Efficient memory translator with variable size cache line coverage
CN102141905B (zh) * 2010-01-29 2015-02-25 上海芯豪微电子有限公司 一种处理器体系结构
US8892809B2 (en) * 2010-10-25 2014-11-18 Marvell World Trade Ltd. Data compression and encoding in a memory system
US9361228B2 (en) 2014-08-05 2016-06-07 Qualcomm Incorporated Cache line compaction of compressed data segments

Also Published As

Publication number Publication date
US10261910B2 (en) 2019-04-16
JP2017529591A (ja) 2017-10-05
EP3178005A1 (en) 2017-06-14
US20160041905A1 (en) 2016-02-11
CN106575263A (zh) 2017-04-19
US9361228B2 (en) 2016-06-07
US20160203084A1 (en) 2016-07-14
WO2016022247A1 (en) 2016-02-11
EP3178005B1 (en) 2018-01-10

Similar Documents

Publication Publication Date Title
JP6370988B2 (ja) 圧縮されたデータセグメントのキャッシュライン小型化
JP6378325B2 (ja) 非対称な記憶容量を有する複数チャネルメモリアーキテクチャにわたってデータを均一にインターリーブするためのシステムおよび方法
US11294675B2 (en) Writing prefetched data into intra-core caches of cores identified by prefetching instructions
KR101824612B1 (ko) 플래시 메모리 압축
TWI596603B (zh) 用於快取壓縮資料之設備、系統及方法
KR102780546B1 (ko) 프로세서―기반 시스템의 메모리 내의 압축된 메모리 라인들의 우선순위―기반 액세스
US20170177497A1 (en) Compressed caching of a logical-to-physical address table for nand-type flash memory
KR101937544B1 (ko) 메모리 액세스 중 데이터 재배열
US20160092361A1 (en) Caching technologies employing data compression
US10474385B2 (en) Managing memory fragmentation in hardware-assisted data compression
CN111723113A (zh) 业务数据的分布式缓存方法、装置、终端设备及存储介质
JP2017532657A (ja) 圧縮アルゴリズムのためのキャッシュバンク分散
US20140258247A1 (en) Electronic apparatus for data access and data access method therefor
KR101876574B1 (ko) 데이터 입출력 컨트롤러 및 이를 포함하는 시스템
US8656120B2 (en) Device, method and computer-readable medium relocating remote procedure call data in heterogeneous multiprocessor system on chip
CN116126749A (zh) 地址映射方法、数据处理方法、装置、设备及介质
CN115934002B (zh) 固态硬盘的访问方法、固态硬盘、存储系统及云服务器
CN104516821A (zh) 存储器管理方法及存储器管理装置
CN109032965B (zh) 一种数据读取方法、主机及存储设备
CN116738510A (zh) 有效地获得存储在地址空间中的信息的系统和方法
US9740428B1 (en) Circular buffer descriptor for describing and/or accessing a circular buffer
US7103705B2 (en) Computing system, and method for enabling a digital signal processor to access parameter tables through a central processing unit
CN113867642B (zh) 数据处理方法、装置及存储设备
CN113253947B (zh) 一种重删方法、装置、设备及可读存储介质
US11914527B2 (en) Providing a dynamic random-access memory cache as second type memory per application process

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170207

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180605

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180605

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20180605

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20180612

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180618

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180711

R150 Certificate of patent or registration of utility model

Ref document number: 6370988

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees